

FEATURES

- 20MHz Bandwidth
- 75V/µs Slew Rate
- Drives ± 10V into 75Ω
- 5mA Quiescent Current
- Drives Capacitive Loads >1µF
- Current and Thermal Limit
- Operates from Single Supply \geq 4.5V
- Very Low Distortion Operation

APPLICATIONS

- Boost Op Amp Output
- Isolate Capacitive Loads
- Drive Long Cables
- Audio Amplifiers
- Video Amplifiers
- Power Small Motors
- Operational Power Supply
- FET Driver

2

DESCRIPTION

The LT1010 is a fast, unity-gain buffer that can increase the output capability of existing IC op amps by more than an order of magnitude. This easy-to-use part makes fast amplifiers less sensitive to capacitive loading, reduces thermal feedback in precision dc amplifiers and is recommended for a wide range of fast and slow applications.

Fast \pm 150mA Power Buffer

Designed to be incorporated within the feedback loop, the buffer can isolate almost any reactive load. Internal operating currents are essentially unaffected by supply or output voltage, accounting for the 4.5V to 40V supply voltage range with unchanged specifications. Single-supply operation is also practical.

This monolithic IC is supplied in an 8-pin miniDIP and three standard power packages: the solid kovar base TO-5 (TO-39), the steel TO-3 and the plastic TO-220. The low thermal resistance power packages are an aid in reducing operating junction temperatures. With the TO-3, TO-220, and miniDIP packages, an option is available to raise quiescent current and improve speed. The miniDIP version is supplied for those applications not requiring high power dissipation or where board space is a premium.

In the TO-39 package, the LT1010 can sometimes replace the hybrid LH0002. With the exception of speed it exceeds key specifications and fault protection is vastly superior. Further, the lower thermal resistance package and higher maximum operating temperature of the new monolithic circuit allow more usable output.



Very Low Distortion Buffered Pre-Amplifier



100000

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage	±22V
Continuous Output Current	. ± 150mA
Continuous Power Dissipation (Note 1)	
LT1010MK	5.0W
LT1010CK	4.0W
LT1010CT	4.0W
LT1010MH	3.1W
LT1010CH	2.5W
LT1010CN8	0.75W

PRECONDITIONING

100% Thermal Limit Burn in

PACKAGE/ORDER INFORMATION

BOTTOM VIEW INPUT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ORDER PART NUMBER LT1010MK LT1010CK	V- FRONT VIEW	ORDER PART NUMBER LT1010CT
(STEEL) BOTTOM VIEW V+ INPUT ()) V-(CASE) H PACKAGE 4-LEAD TO-39 METAL CAN (KOVAR BASE)	LT1010MH LT1010CH	TOP VIEW V + 1 • 8 INPUT BIAS 2 7 N/C OUT 3 6 V - N/C 4 5 N/C B-LEAD PLASTIC DIP	LT1010CN8



ELECTRICAL CHARACTERISTICS (See Note 3. Typical values in curves)

				LT10	IOM	LT101		
SYMBOL	PARAMETER	CONDITIONS (NOTE 3)		MIN	MAX	MIN	MAX	UNITS
V _{OS}	Output Offset Voltage	Note 3 $V_S = \pm 15V$, $V_{IN} = 0$	•	20 - 10 40	110 220 90	0 - 20 20	150 220 100	mV mV mV
I _B	Input Bias Current	I _{OUT} = 0 I _{OUT} ≤ 150mA	•	0 0 0	150 250 300	0 0 0	250 500 800	μΑ μΑ μΑ
Av	Large Signal Voltage Gain		•	0.995	1.00	0.995	1.00	V/V
R _{OUT}	Output Resistance	$I_{OUT} = \pm 1mA$ $I_{OUT} = \pm 150mA$	•	6 6	9 9 12	5 5	10 10 12	0 0 0
····	Slew Rate	$V_{S} = \pm 15V, V_{ N} = \pm 10V$ $V_{OUT} = \pm 8V, R_{L} = 100\Omega$		75		75	- <u></u>	V/µs
V _{SOS} ⁺	Positive Saturation Offset	Note 4, I _{OUT} = 0	•		1.0 1.1		1.0 1.1	V V
V _{SOS} ⁻	Negative Saturation Offset	Note 4, I _{OUT} = 0	•		0.2 0.3		0.2 0.3	V V
R _{SAT}	Saturation Resistance	Note 4, $I_{OUT} = \pm 150 \text{mA}$	•	- *** ***	18 24		22 28	Ω Ω
VBIAS	Bias Terminal Voltage	Note 5, $R_{BIAS} = 20\Omega$	•	750 560	810 925	700 560	840 880	mV mV
ls	Supply Current	$I_{OUT} = 0, I_{BIAS} = 0$	•		8 9		9 10	· mA mA

Note 1: For case temperatures above 25°C, dissipation must be derated based on a thermal resistance of 25°C/W with the K and T packages, 40°C/W with the H package, and 130°C/W for N8 package for *ambient* temperatures above 25°C. See applications information.

Note 2: In current limit or thermal limit, input current increases sharply with input-output differentials greater than 8V; so input current must be limited. Input current also rises rapidly for input voltages 8V above V^+ or 0.5V below V^- .

Note 3: Specifications apply for $4.5V \le V_S \le 40V$, $V^- + 0.5V \le V_{IN} \le V^+ - 1.5V$ and $I_{OUT} = 0$, unless otherwise stated. Temperature range is $V_{IN} \le V^+ - 1.5V$

− 55°C ≤ T_j ≤ 150°C, T_C ≤ 125°C, for the LT1010M and 0°C ≤ T_j ≤ 125°C, T_C ≤ 100°C, for the LT1010C. The • denotes the specifications that apply over the full temperature range.

Note 4: The output saturation characteristics are measured with 100mV output clipping. See applications information for determining available output swing and input drive requirements for a given load.

Note 5: With the TO-3 and TO-220 packages, output stage quiescent current can be increased by connecting a resistor between the bias pin and V⁺. The increase is equal to the bias terminal voltage divided by this resistance.

LT1010

TYPICAL PERFORMANCE CHARACTERISTICS



۰.

.

THEORY







Total Harmonic Distortion

、 *•*



Shorted Input Characteristics



Peak Power Capability









General

These notes briefly describe the LT1010 and how it is used; a detailed explanation is given elsewhere. Emphasis here will be on practical suggestions that have resulted from working extensively with the part over a wide range of conditions. A number of applications are also outlined that demonstrate the usefulness of the buffer beyond that of driving a heavy load.

Design Concept

The schematic below describes the basic elements of the buffer design. The op amp drives the output sink transistor, Q3, such that the collector current of the output follower, Q2, never drops below the quiescent value (determined by I_1 and the area ratio of D1 and D2). As a result, the high frequency response is essentially that of a simple follower even when Q3 is supplying the load current. The internal feedback loop is isolated from the effects of capacitive loading by a small resistor in the output lead.



The scheme is not perfect in that the rate of rise of sink current is noticeably less than for source current. This can be mitigated by connecting a resistor between the bias terminal and V⁺, raising quiescent current. A feature of the final design is that the output resistance is largely independent of the follower quiescent current or the output load current. The output will also swing to the negative rail, which is particularly useful with single-supply operation.

*R. J. Widlar, "Unique IC Buffer Enhances Op Amp Designs; Tames Fast Amplifiers," *Linear Technology Corp. TP-1*, April, 1984.

Equivalent Circuit

Below 1MHz, the LT1010 is quite accurately represented by the equivalent circuit shown here for both small and large signal operation. The internal element, A1, is an idealized buffer with the unloaded gain specified for the LT1010. Otherwise, it has zero offset voltage, bias current and output resistance. Its output also saturates to the internal supply terminals[†].



Loaded voltage gain can be determined from the unloaded gain, A_V , the output resistance, R_{OUT} , and the load resistance, R_L , using:

$$A_{VL} = \frac{A_V R_L}{R_{OUT} + R_L}$$

Maximum positive output swing is given by:

$$V_{OUT}^{+} = \frac{(V^{+} - V_{SOS}^{+}) R_{L}}{R_{SAT} + R_{L}}$$

The input swing required for this output is:

$$V_{\rm IN}^{+} = V_{\rm OUT}^{+} \left(1 + \frac{R_{\rm OUT}}{R_{\rm L}}\right) - V_{\rm OS} + \Delta V_{\rm OS},$$

where ΔV_{OS} is the 100mV clipping specified for the saturation measurements. Negative output swing and input drive requirements are similarly determined.

† See electrical characteristics section for guaranteed limits.



Supply Bypass

The buffer is no more sensitive to supply bypassing than slower op amps, as far as stability is concerned. The 0.1μ F disc ceramic capacitors usually recommended for op amps are certainly adequate for low frequency work. As always, keeping the capacitor leads short and using a ground plane is prudent, especially when operating at high frequencies.

The buffer slew rate can be reduced by inadequate supply bypass. With output current changes much above 100mA/ μ s, using 10 μ F solid tantalum capacitors on both supplies is good practice, although bypassing from the positive to the negative supply may suffice.

When used in conjunction with an op amp and heavily loaded (resistive or capacitive), the buffer can couple into supply leads common to the op amp causing stability problems with the overall loop and extended settling time. Adequate bypassing can usually be provided by 10μ F solid tantalum capacitors. Alternately, smaller capacitors could be used with decoupling resistors. Sometimes the op amp has much better high frequency rejection on one supply, so bypass requirements are less on this supply.

Power Dissipation

In many applications, the LT1010 will require heat sinking. Thermal resistance, junction to still air is 150°C/W for the TO-39 package, 100°C/W for the TO-220 package, 60°C/W for the TO-3 package, and 130°C/W for the miniDIP package. Circulating air, a heat sink, or mounting the package to a printed circuit board will reduce thermal resistance.

In dc circuits, buffer dissipation is easily computed. In ac circuits, signal waveshape and the nature of the load determine dissipation. Peak dissipation can be several times average with reactive loads. It is particularly important to determine dissipation when driving large load capacitance.

With ac loading, power is divided between the two output transistors. This reduces the effective thermal resistance, junction to case, to 30°C/W for the TO-39 package and 15°C/W for the TO-3 and TO-220 packages, as long as the peak rating of neither output transistor is exceeded. The typical curves indicate the peak dissipation capabilities of one output transistor.

Overload Protection

The LT1010 has both instantaneous current limit and thermal overload protection. Foldback current limiting has not been used, enabling the buffer to drive complex loads without limiting. Because of this, it is capable of power dissipation in excess of its continuous ratings.

Normally, thermal overload protection will limit dissipation and prevent damage. However, with more than 30V across the conducting output transistor, thermal limiting is not quick enough to insure protection in current limit. The thermal protection is effective with 40V across the conducting output transistor as long as the load current is otherwise limited to 150mA.

Drive Impedance

When driving capacitive loads, the LT1010 likes to be driven from a low source impedance at high frequencies. Certain low power op amps (e.g., the LM10) are marginal in this respect. Some care may be required to avoid oscillations, especially at low temperatures.

Bypassing the buffer input with more than 200pF will solve the problem. Raising the operating current also works, but this cannot be done with the TO-39 package.



Parallel Operation



Parallel operation provides reduced output impedance, more drive capability and increased frequency response under load. Any number of buffers can be directly paralleled as long as the increased dissipation in individual units caused by mismatches of output resistance and offset voltage is taken into account.

When the inputs and outputs of two buffers are connected together, a current, ΔI_{OUT} , flows between the outputs:

 $\Delta I_{OUT} = \frac{V_{OS1} - V_{OS2}}{R_{OUT1} + R_{OUT2}},$

where V_{OS} and R_{OUT} are the offset voltage and output resistance of the respective buffers.

Normally, the negative supply current of one unit will increase and the other decrease, with the positive supply current staying the same. The worst case $(V_{IN} \rightarrow V^+)$ increase in standby dissipation can be assumed to be $\Delta I_{OUT} V_T$, where V_T is the total supply voltage.

Offset voltage is specified worst case over a range of supply voltages, input voltage and temperature. It would be unrealistic to use these worst case numbers above because paralleled units are operating under identical conditions. The offset voltage specified for $V_S = \pm 15V$, $V_{IN} = 0$ and $T_A = 25^{\circ}C$ will suffice for a worst case condition.

Output load current will be divided based on the output resistance of the individual buffers. Therefore, the available output current will not quite be doubled unless output resistances are matched. As for offset voltage, the 25°C limits should be used for worst case calculations.

Parallel operation is not thermally unstable. Should one unit get hotter than its mates, its share of the output and its standby dissipation will decrease.

As a practical matter, parallel connection needs only some increased attention to heat sinking. In some applications, a few ohms equalization resistance in each output may be wise. Only the most demanding applications should require matching, and then just of output resistance at 25°C.

Isolating Capacitive Loads



The inverting amplifier above shows the recommended method of isolating capacitve loads. Non-inverting amplifiers are handled similarly.

At lower frequencies, the buffer is within the feedback loop so that its offset voltage and gain errors are negligible. At higher frequencies, feedback is through C_f , so that phase shift from the load capacitance acting against the buffer output resistance does not cause loop instability.

Stability depends upon the R_fC_f time constant, or the closed loop bandwidth. With an 80kHz bandwidth, ringing is negligible for $C_L = 0.068\mu$ F and damps rapidly for $C_L = 0.33\mu$ F. The pulse response is shown in the graph.





Small signal bandwidth is reduced by C_f , but considerable isolation can be obtained without reducing it below the τ power bandwidth. Often, a bandwidth reduction is desirable to filter high frequency noise or unwanted signals.



The follower configuration is unique in that capacitive load isolation is obtained without a reduction in small signal bandwidth, although the output impedance of the buffer comes into play at high frequencies. The precision unity-gain buffer above has a 10MHz bandwidth without capacitive loading, yet it is stable for all load capacitance to over 0.3μ F, again determined by R_fC_f.

This is a good example of how fast op amps can be made quite easy to use by employing an output buffer.

Integrator

A low pass amplifier can be formed just by using large C_f in the inverter described earlier, as long as the increasing closed loop output impedance above the cutoff frequency is not a problem and the op amp is capable of supplying the required current at the summing junction.



If the integrating capacitor must be driven from the buffer output, the circuit above can be used to provide capacitive load isolation. As before, the stability with large capacitive loads is determined by RfCf.

Wideband Amplifiers

This simple circuit provides an adjustable gain video amplifier which will drive 1Vp-p into 75 Ω . The differential pair provides gain, with the LT1010 serving as an output stage. Feedback is arranged in the conventional manner, although the 68 μ F – 0.01 combination limits dc gain to unity for all gain settings. For applications sensitive to NTSC requirements, dropping the 25 Ω output stage bias value will aid performance.







This shows the buffer being used with a wideband amplifier that is not unity-gain stable. In this case, C1 cannot be used to isolate large capacitive loads. Instead, it has an optimum value for a limited range of load capacitances.

The buffer can cause stability problems in circuits like this. With the TO-3 and TO-220 packages, behavior can be improved by raising the quiescent current with a 20Ω resistor from the bias terminal to V⁺. Alternately, devices in the TO-39 package or miniDIP can be operated in parallel.

It is possible to improve capacitive load stability by operating the buffer class-A at high frequencies. This is done by using quiescent current boost and bypassing the bias terminal to V⁻ with more than 0.02μ F.



Putting the buffer outside the feedback loop as shown here will give capacitive load isolation, with large output capacitors only reducing bandwidth. Buffer offset, referred to the op amp input, is divided by the gain. If the load resistance is known, gain error is determined by the output resistance tolerance. Distortion is low.



The 50Ω video line splitter here puts feedback on one buffer, with the others slaved. Offset and gain accuracy of slaves depend on their matching with master.

When driving long cables, including a resistor in series with the output should be considered. Although it reduces gain, it does isolate the feedback amplifier from the ef- \sim fects of unterminated lines which present a resonant load.

When working with wideband amplifiers, special attention should *always* be paid to supply bypassing, stray capacitance and keeping leads short. Direct grounding of test probes, rather than the usual ground lead, is absolutely necessary for reasonable results.

The LT1010 has slew limitations that are not obvious from standard specifications. Negative slew is subject to glitching, but this can be minimized with quiescent current boost. The appearance is always worse with fast rise signal generators than in practical applications.



Track and Hold

The 5MHz track and hold shown here has a 400kHz power bandwidth driving \pm 10V. A buffered input follower drives the hold capacitor, C4, through Q1, a low resistance FET switch. The positive hold command is supplied by TTL logic, with Q3 level shifting to the switch driver, Q2. The output is buffered by A3.

When the gate is driven to V^- for HOLD, it pulls charge out of the hold capacitor. A compensating charge is put into the hold capacitor through C3. The step into hold is made independent of the input level with R7 and adjusted to zero with R10. Since internal dissipation can be quite high when driving fast signals into a capacitive load, using a buffer in a power package is recommended. Raising buffer quiescent current to 40mA with R3 improves frequency response.

This circuit is equally useful as a fast acquisition sample and hold. An LF156 might be used for A3 to reduce drift in hold because its lower slew rate is not usually a problem in this application.



*2N2369 EMITTER BASE JUNCTION



Current Sources

A standard op amp voltage to current converter with a buffer to increase output current is shown here. As usual, excellent matching of the feedback resistors is required to get high output resistance. Output is bi-directional.



This circuit uses an instrumentation amplifier to eliminate the matched resistors. The input is not high impedance and must be driven from a low impedance source like an op amp. Reversal of output sense can be obtained by grounding pin 7 of the LM163 and driving pin 5.



Output resistances of several megohms can be obtained with both circuits. This is impressive considering the \pm 150mA output capability. High frequency output characteristics will depend on the bandwidth and slew rate of the amplifiers. Both these circuits have an equivalent output capacitance of about 30nF.

Voltage/Current Regulator

This circuit regulates the output voltage at V_V until the load current reaches a value programmed by V_I . For heavier loads, it is a precision current regulator.



With output currents below the current limit, the current regulator is disconnected from the loop by D1, with D2 keeping its output out of saturation. This output clamp enables the current regulator to get control of the output current from the buffer current limit within a microsecond for an instantaneous short.

In the voltage regulation mode, A1 and A2 act as a fast voltage follower using the capacitive load isolation technique described earlier. Load transient recovery as well as capacitive load stability are determined by C1. Recovery from short circuit is clean.

Bi-directional current limit can be obtained by adding another op amp connected as a complement to A3.



Supply Splitter

Dual supply op amps and comparators can be operated from a single supply by creating an artificial ground at half the supply voltage. The supply splitter shown here can source or sink 150mA.



¹ The output capacitor, C2, can be made as large as necessary to absorb current transients. An input capacitor is also used on the buffer to avoid high frequency instability that can be caused by high source impedance.

High Current Booster

The circuit below uses a discrete stage to get 3A output capacity. The configuration shown provides a clean, quick way to increase LT1010 output power. It is useful for high current loads, such as linear actuator coils in disk drives.

The 33 Ω resistors sense the LT1010's supply current, with the grounded 100 Ω resistor supplying a load for the LT1010. The voltage drop across the 33 Ω resistors biases Q1 and Q2. Another 100 Ω value closes a local feedback loop, stabilizing the output stage. Feedback to the LT1056 control amplifier is via the 10k value. Q3 and Q4, sensing across the 0.18 Ω units, furnish current limiting at about 3.3A.



.1



Wideband FET Input Stabilized Buffer

The figure below shows a highly stable unity gain buffer with good speed and high input impedance. Q1 and Q2 constitute a simple, high speed FET input buffer. Q1 functions as a source follower, with the Q2 current source load setting the drain-source channel current. The LT1010 buffer provides output drive capability for cables or whatever load is required. Normally, this open loop configuration would be guite drifty because there is no dc feedback. The LTC1050 contributes this function to stabilize the circuit. It does this by comparing the filtered circuit output to a similarly filtered version of the input signal. The amplified difference between these signals is used to set Q2's bias, and hence Q1's channel current. This forces Q1's V_{GS} to whatever voltage is required to match the circuit's input and output potentials. The 2000pF capacitor at A1 provides stable loop compensation. The RC network in A1's output prevents it from seeing high speed edges coupled through Q2's collector-base junction. A2's output is also find back to the shield around Q1's gate lead, bootstrapping the circuit's effective input capacitance down to less than 1pF.

Gain Trimmable Wideband FET Amplifier

A potential difficulty with the previous circuit is that the gain is not quite unity. The figure labelled (A) on the next page maintains high speed and low bias while achieving a true unity gain transfer function.

This circuit is somewhat similar, except that the Q2-Q3 stage takes gain. A2 dc stabilizes the input-output path, and A1 provides drive capability. Feedback is to Q2's emitter from A1's output. The 1k adjustment allows the gain to be precisely set to unity. With the LT1010 output stage slew and full power bandwidth (1Vp-p) are $100V/\mu$ s and 10MHz, respectively. – 3dB bandwidth exceeds 35MHz. At A = 10 (e.g., 1k adjustment set at 50 Ω) full power bandwidth stays at 10MHz while the – 3dB point falls to 22MHz.

With the optional discrete stage, slew exceeds $1000V/\mu s$ and full power bandwidth (1Vp-p) is 18MHz. – 3dB bandwidth is 58MHz. At A = 10, full power is available to 10MHz, with the – 3dB point at 36MHz.





LT1010

Figures A and B show response with both output stages. The LT1010 is used in Figure A (Trace A = input, Trace B = output). Figure B uses the discrete stage and is slightly \tilde{f} faster. Either stage provides more than adequate performance for driving video cable or data converters, and the LT1012 maintains dc stability under all conditions.



Figure A. Waveforms Using LT1010

Figure B. Waveforms Using Discrete Stage



DEFINITION OF TERMS

Output Offset Voltage: The output voltage measured with reference to the input.

Input Bias Current: The current out of the input terminal.

Large Signal Voltage Gain: The ratio of the output voltage change to the input voltage change over the specified input voltage range. Υ

Output Resistance: The ratio of the change in output voltage to the change in load current producing it.*

Output Saturation Voltage: The voltage between the output and the supply rail at the limit of the output swing toward that rail.

Saturation Offset Voltage: The output saturation voltage with no load.

Saturation Resistance: The ratio of the change in output saturation voltage to the change in current producing it, going from no load to full load.*

Slew Rate: The average time rate of change of output voltage over the specified output range with an input step between the specified limits.

Bias Terminal Voltage: The voltage between the bias terminal and V⁺.

Supply Current: The current at either supply terminal with no output loading.

*Pulse measurements (\sim 1ms) as required to minimize thermal effects.

SCHEMATIC DIAGRAM (excluding protection circuits)





PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.





	T _{jmax}	θ _{jc}
LT1010M	150°C	25°C/W
LT1010C	125°C	25°C/W

T Package 5-Lead TO-220 Plastic





PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.



N Package 8-Lead Plastic DIP



٠

LT1013/LT1014



FEATURES

- Single Supply Operation Input Voltage Range Extends to Ground Output Swings to Ground while Sinking Current Pin Compatible to 1458 and 324 with Precision Specs Guaranteed Offset Voltage 150 µV Max. Guaranteed Low Drift $2\mu V/^{\circ}C$ Max. Guaranteed Offset Current 0.8nA Max. Guaranteed High Gain 5mA Load Current 1.5 Million Min. 17mA Load Current 0.8 Million Min. Guaranteed Low Supply Current 500µA Max. ■ Low Voltage Noise, 0.1Hz to 10Hz 0.55µVp-p
- Low Current Noise—Better than OP-07, 0.07 pA/√Hz

APPLICATIONS

- Battery-Powered Precision Instrumentation Strain Gauge Signal Conditioners Thermocouple Amplifiers Instrumentation Amplifiers
- 4mA-20mA Current Loop Transmitters
- Multiple Limit Threshold Detection
- Active Filters
- Multiple Gain Blocks

Quad Precision Op Amp (LT1014) Dual Precision Op Amp (LT1013)

DESCRIPTION

The LT1014 is the first precision quad operational amplifier which directly upgrades designs in the industry standard 14-pin DIP LM324/LM348/OP-11/4156 pin configuration. It is no longer necessary to compromise specifications, while saving board space and cost, as compared to single operational amplifiers.

The LT1014's low offset voltage of 50μ V, drift of 0.3μ V/°C, offset current of 0.15nA, gain of 8 million, common-mode rejection of 117dB, and power supply rejection of 120dB qualify it as four truly precision operational amplifiers. Particularly important is the low offset voltage, since no offset null terminals are provided in the quad configuration. Although supply current is only 350μ A per amplifier, a new output stage design sources and sinks in excess of 20mA of load current, while retaining high voltage gain.

Similarly, the LT1013 is the first precision dual op amp in the 8-pin industry standard configuration, upgrading the performance of such popular devices as the MC1458/ 1558, LM158 and OP-221. The LT1013's specifications are similar to (even somewhat better than) the LT1014's.

Both the LT1013 and LT1014 can be operated off a single 5V power supply: input common-mode range includes ground; the output can also swing to within a few millivolts of ground. Crossover distortion, so apparent on previous single-supply designs, is eliminated. A full set of specifications is provided with $\pm 15V$ and single 5V supplies.



LT1014 Distribution of Offset Voltage





ABSOLUTE MAXIMUM RATINGS

Supply Voltage	± 22V
Differential Input Volta	ge ± 30V
Input Voltage	Equal to Positive Supply Voltage
	5V Below Negative Supply Voltage
Output Short Circuit Du	uration Indefinite
Storage Temperature R	lange
All Grades	

Lead Temperature (Soldering, 10 s	sec.)
Operating Temperature Range	
LT1013AM/LT1013M/	
LT1014AM/LT1014M	– 55°C to 125°C
LT1013AC/LT1013C/LT1013D	
LT1014AC/LT1014C/LT1014D	0°C to 70°C
LT1013I/LT1014I	– 40°C to 85°C

3 C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_{S} = \pm 15V$, $V_{CM} = 0V$, $T_{A} = 25^{\circ}C$ unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		.T1013AM// .T1014AM//	NC NC	L	UNITS		
			MIN	TYP	MAX	MIN	ТҮР	MAX	
V _{0S}	Input Offset Voltage	LT1013 LT1014 LT1013D/I, LT1014D/I		40 50 —	150 180 —	- - -	60 60 200	300 300 800	μV μV μV
	Long Term Input Offset Voltage Stability			0.4	_	-	0.5	_	μV/Mo.
los	Input Offset Current			0.15	0.8	-	0.2	1.5	nA
l _B	Input Bias Current		-	12	20	_	15	30	nA
en	Input Noise Voltage	0.1Hz to 10Hz		0.55	_	-	0.55	_	μVp-p
e _n	Input Noise Voltage Density	$f_0 = 10Hz$ $f_0 = 1000Hz$	-	24 22	_	_	24 22		nV/√ <u>Hz</u> nV/√Hz
i _n	Input Noise Current Density	$f_0 = 10Hz$		0.07	_	_	0.07		pA/√Hz
	Input Resistance—Differential Common-Mode	(Note 1)	100	400 5	_	70 —	300 4	_	MΩ GΩ



ELECTRICAL CHARACTERISTICS

 $V_S=\pm\,15V,~V_{CM}\,{=}\,0V,~T_A\,{=}\,25\,^{\circ}C$ unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		LT1013AM/ LT1014AM/	AC AC		UNITS		
	· · · · · · · · · · · · · · · · · · ·		MIN	TYP	MAX	MIN	ТҮР	MAX	
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$ $V_0 = \pm 10V, R_L = 600\Omega$	1.5 0.8	8.0 2.5		1.2 0.5	7.0 2.0	-	۷/µ۷ ۷/µ۷
	Input Voltage Range		+ 13.5 - 15.0	+ 13.8 - 15.3	_	+ 13.5 - 15.0	+ 13.8 - 15.3	-	V V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = +13.5V, -15.0V$	100	117	_	97	114		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V \text{ to } \pm 18V$	103	120	-	100	117	_	dB
	Channel Separation	$V_0 = \pm 10V, R_L = 2k$	123	140		120	137		dB
Vout	Output Voltage Swing	R _L ≕2k	± 13	±14		± 12.5	± 14		V
	Slew Rate		0.2	0.4		0.2	0.4		V/µs
I _S	Supply Current	Per Amplifier	-	0.35	0.50	-	0.35	0.55	mA

Note 1: This parameter is guaranteed by design and is not tested. Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1014s (or 100

LT1013s) typically 240 op amps (or 120) will be better than the indicated specification.

ELECTRICAL CHARACTERISTICS

 $V_S^+\!\!=+5V,~V_S^-\!\!=\!0V,~V_{OUT}\!=\!1.4V,~V_{CM}\!=\!0V,~T_A\!=\!25^\circ C$ unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		LT1013AM// LT1014AM//	AC AC	l	UNITS		
			MIN	ТҮР	MAX	MIN	ТҮР	MAX	
V _{0S}	Input Offset Voltage	LT1013 LT1014 LT1013D/I, LT1014D/I		60 70	250 280		90 90 250	450 450 950	μ۷ μ۷ μ۷
I _{OS}	Input Offset Current		-	0.2	1.3	-	0.3	2.0	nA
1 _B	Input Bias Current		-	15	35	1 -	18	50	nA
AVOL	Large Signal Voltage Gain	$V_0 = 5mV$ to 4V, $R_L = 500\Omega$	1 -	1.0	_	1	1.0		V/µV
	Input Voltage Range		+3.5 0	+3.8 -0.3	-	+3.5	+3.8 -0.3	_	V V
V _{OUT}	Output Voltage Swing	Output Low, No Load Output Low, 600Ω to Ground Output Low, I _{SINK} = 1mA Output High, No Load Output High, 600Ω to Ground	 4.0 3.4	15 5 220 4.4 4.0	25 10 350 —	 4.0 3.4	15 5 220 4.4 4.0	25 10 350 	mV mV mV V V
Is	Supply Current	Per Amplifier	-	0.31	0.45		0.32	0.50	mA



ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $V_{CM} = 0V$, $-55^{\circ}C \le T_A \le 125^{\circ}C$ unless otherwise noted

	DADAMETED	CONDITIONS		LT1013AM			LT1014AM			LT1013M/LT1014M			UNITS
STMBUL	PARAMEIER	CONDITIONS		MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{os}	Input Offset Voltage	$V_{s} = +5V.0V:V_{0} = +1.4V$	•	-	80	300	-	90	350	-	110	550	μV
		$-55^{\circ}C \le T_A \le 100^{\circ}C$	•	-	80	450	-	90	480	—	100	750	μV
		$V_{CM} = 0.1V, T_A = 125^{\circ}C$ $V_{CM} = 0V, T_A = 125^{\circ}C$		_	120 250	450 900	-	150 300	480 960	-	200 400	750 1500	μV μV
	Input Offset Voltage Drift	(Note 2)	•		0.4	2.0	-	0.4	2.0	-	0.5	2.5	μV/°C
los	Input Offset Current	$V_{\rm S} = +5V, 0V; V_0 = +1.4V$	•	-	0.3 0.6	2.5 6.0	_	0.3 0.7	2.8 7.0	-	0.4 0.9	5.0 10.0	nA nA
۱ _B	Input Bias Current	$V_{\rm S} = +5V, 0V; V_0 = +1.4V$	•	-	15 20	30 80	-	15 25	30 90	_	18 28	45 120	nA nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	0.5	2.0	_	0.4	2.0	-	0.25	2.0	—	V/ <i>μ</i> V
CMRR	Common-Mode Rejection	$V_{CM} = +13.0V, -14.9V$	•	97	114	_	96	114	_	94	113	-	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V$ to $\pm 18V$	•	100	117		100	117	<u> </u>	97	116		ďB
V _{OUT}	Output Voltage Swing	$R_L = 2k$ $V_S = +5V, 0V;$ $R_L = 600\Omega \text{ to Ground}$	•	± 12	±13.8	_	± 12	±13.8	_	±11.5	±13.8	-	V
		Output Low Output High	•	 3.2	6 3.8	15 —	- 3.2	6 3.8	15 —	- 3.1	6 3.8	18 —	mV V
Is	Supply Current Per Amplifier	$V_{\rm S} = +5V, 0V; V_0 = +1.4V$	•	_	0.38 0.34	0.60 0.55	_	0.38 0.34	0.60 0.55	-	0.38 0.34	0.7 0.65	mA mA

ELECTRICAL CHARACTERISTICS

 $V_S=\pm15V, V_{CM}=0V, -40^{\circ}C \leq T_A \leq 85^{\circ}C \text{ for LT1013I, LT1014I, } 0^{\circ}C \leq T_A \leq 70^{\circ}C \text{ for LT1013C, LT1013D, LT1014C, LT1014D unless otherwise noted}$

SYMBOL	PARAMETER	CONDITIONS		LT1013AC			LT1014AC			LT1013C/D/I LT1014C/D/I			UNITS
				MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	!
V _{os}	Input Offset Voltage	LT1013D/I, LT1014D/I $V_S = +5V, 0V; V_0 = 1.4V$ LT1013D/I, LT1014D/I $V_1 = +5V, 0V; V = 1.4V$	•	-	55 — 75	240 350		65 85	270 380	-	80 230 110	400 1000 570	μV μV μV
	Average Input Offset Voltage Drift	(Note 2) LT1013D/l, LT1014D/l	•		0.3	2.0		0.3	2.0	-	0.4	2.5	μ <u>ν</u> μV/°C μV/°C
I _{0S}	Input Offset Current	$V_{S} = +5V, 0V; V_{0} = 1.4V$	••	_	0.2 0.4	1.5 3.5	-	0.2 0.4	1.7 4.0	-	0.3 0.5	2.8 6.0	nA nA
1 ₈	Input Bias Current	$V_{\rm S} = +5V, 0V; V_0 = 1.4V$	•	_	13 18	25 55	-	13 20	25 60	-	16 24	38 90	nA nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	1.0	5.0	_	1.0	5.0		0.7	4.0	-	V/µV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = +13.0V, -15.0V$	•	98	116	_	98	116	_	94	113	_	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V$ to $\pm 18V$	•	101	119	—	101	119	_	97	116		dB
V _{OUT}	Output Voltage Swing	$ \begin{array}{l} R_L = 2k \\ V_S = + 5V, 0V; R_L = 600\Omega \\ Output \ Low \\ Output \ High \end{array} $	•	± 12.5 3.3	± 13.9 6 3.9	 13 	± 12.5 — 3.3	± 13.9 6 3.9	 13 	± 12.0 3.2	± 13.9 6 3.9	— 13	V mV V
I _S	Supply Current per Amplifier	$V_{S} = +5V, 0V; V_{0} = 1.4V$	•	_	0.36 0.32	0.55 0.50	_	0.36 0.32	0.55 0.50	-	0.37 0.34	0.60 0.55	mA mA

Note 2: This parameter is not 100% tested.

The
denotes the specifications which apply over the full operating temperature range.



4



2





د م م



APPLICATIONS INFORMATION

Single Supply Operation

The LT1013/1014 are fully specified for single supply operation, i.e., when the negative supply is 0V. Input common-mode range includes ground; the output swings within a few millivolts of ground. Single supply operation, however, can create special difficulties, both at the input and at the output. The LT1013/LT1014 have specific circuitry which addresses these problems.

At the input, the driving signal can fall below 0V—inadvertently or on a transient basis. If the input is more than a few hundred millivolts below ground, two distinct problems can occur on previous single supply designs, such as the LM124, LM158, OP-20, OP-21, OP-220, OP-221, OP-420:

a) When the input is more than a diode drop below ground, unlimited current will flow from the substrate (V⁻⁻ terminal) to the input. This can destroy the unit. On the LT1013/1014, the 400 Ω resistors, in series with the input (see schematic diagram), protect the devices even when the input is 5V below ground.

(b) When the input is more than 400mV below ground (at 25°C), the input stage saturates (transistors Q3 and Q4) and phase reversal occurs at the output. This can cause lock-up in servo systems. Due to a unique phase reversal protection circuitry (Q21, Q22, Q27, Q28), the LT1013/1014's outputs do not reverse, as illustrated below, even when the inputs are at -1.5V.

There is one circumstance, however, under which the *i* phase reversal protection circuitry does not function: when the other op amp on the LT1013, or one specific amplifier of the other three on the LT1014, is driven hard into negative saturation at the output.

Phase reversal protection does not work on amplifier: A when D's output is in negative saturation. B's and C's

outputs have no effect.

B when C's output is in negative saturation. A's and D's outputs have no effect.

C when B's output is in negative saturation. A's and D's outputs have no effect.

D when A's output is in negative saturation. B's and C's outputs have no effect.

At the output, the aforementioned single supply designs either cannot swing to within 600mV of ground (OP-20) or cannot sink more than a few microamperes while swinging to ground (LM124, LM158). The LT1013/ 1014's all-NPN output stage maintains its low output resistance and high gain characteristics until the output is saturated.

In dual supply operations, the output stage is crossover distortion-free.

Comparator Applications

The single supply operation of the LT1013/1014 lends itself to its use as a precision comparator with TTL compatible output:

In systems using both op amps and comparators, the LT1013/1014 can perform multiple duties; for example, on the LT1014, two of devices can be used as op amps and the other two as comparators.







Low Supply Operation

The minimum supply voltage for proper operation of the LT1013/1014 is 3.4V (three Ni-Cad batteries). Typical supply current at this voltage is 290μ A, therefore power dissipation is only one milliwatt per amplifier.

Noise Testing

For application information on noise testing and calculations, please see the LT1007 or LT1008 data sheet.

50MHz Thermal rms to DC Converter

Test Circuit for Offset Voltage and Offset Drift with Temperature



TYPICAL APPLICATIONS

100k' +5¥ 0.01 10k 10k 30k* 11111 30k 10k 1µF 300Ω* 100k' 10k 0.01 5 Y A 0.01 INPUT 300mV -10Vms 20k FULL-SCALE TRIM RED 0V-4V OUTPUT 10k 10k' T28 Ē1A GRN GRN 10k* 2% ACCURACY, DC-50MHz. 100:1 CREST FACTOR CAPABILITY. *0.1% RESISTOR. T1-T2 = YELLOW SPRINGS INST. CO. THERMISTOR COMPOSITE #44018. ENCLOSE T1 AND T2 IN STYROFOAM. 7.5mW DISSIPATION.

5V Single Supply Dual Instrumentation Amplifier





Hot Wire Anemometer

.





4



5V Powered Precision Instrumentation Amplifier

9V Battery Powered Strain Gage Signal Conditioner







5V Powered Motor Speed Controller No Tachometer Required

5V Powered EEPROM Pulse Generator





Methane Concentration Detector with Linearized Output

.



Low Power 9V to 5V Converter







5V Powered 4mA-20mA Current Loop Transmitter †









5V Powered, Linearized Platinum RTD Signal Conditioner

.

ALL HESISTORS ARE INW-MAR-6 METAL FILM. RATIO MATCH 2M-200K ±0.01%. TRIM SEQUENCE: SET SENSOR TO 0° VALUE. ADJUST ZERO FOR 0V OUT. SET SENSOR TO 100°C VALUE. ADJUST GAIN FOR 1.000V OUT. SET SENSOR TO 400°C. ADJUST LINEARITY FOR 4.000V OUT, REPEAT AS REQUIRED.







LVDT Signal Conditioner

Triple Op Amp Instrumentation Amplifier with Bias Current Cancellation







.

6V to \pm 15V Regulating Converter


TYPICAL APPLICATIONS

Low Power, 5V Driven, Temperature Compensated Crystal Oscillator (TXCO)[†]

.







L1 = AIE-VERNITRON 24-104 78% EFFICIENCY



.

LT1013/LT1014



2



LT1055/LT1056

Y Precision, High Speed, JFET Input Operational Amplifiers

FEATURES

- Guaranteed Offset Voltage -55°C to 125°C
- Guaranteed Drift
- Guaranteed Bias Current 70°C 125°C
- Guaranteed Slew Rate

150μV Max 500μV Max 4μV/°C Max

150pA Max 2.5nA Max 12V/µs Min

APPLICATIONS

- Precision, High Speed Instrumentation
- Logarithmic Amplifiers
- D/A Output Amplifiers
- Photodiode Amplifiers
- Voltage-to-Frequency Converters
- Frequency-to-Voltage Converters
- Fast, Precision Sample-and-Hold

DESCRIPTION

The LT1055/LT1056 JFET input operational amplifiers combine precision specifications with high speed performance.

For the first time, $16V/\mu s$ slew rate and 6.5MHz gain-banwidth product are simultaneously achieved with offset voltage of typically $50\mu V$, $1.2\mu V/^{\circ}C$ drift, bias currents of 40pA at $70^{\circ}C$ and 500pA at $125^{\circ}C$.

The $150\mu V$ maximum offset voltage specification is the best available on any JFET input operational amplifier.

The LT1055 and LT1056 are differentiated by their operating currents. The lower power dissipation LT1055 achieves lower bias and offset currents and offset voltage. The additional power dissipation of the LT1056 permits higher slew rate, bandwidth and faster settling time with a slight sacrifice in DC performance.

The voltage-to-frequency converter shown below is one of the many applications which utilize both the precision and high speed of the LT1055/LT1056.

For a JFET input op amp with 23V/ μs guaranteed slew rate, refer to the LT1022 data sheet.

T and LTC are registered trademarks and LT is a trademark of Linear Technology Corporation.



TYPICAL APPLICATION

Distribution of Input Offset Voltage (H Package)





ABSOLUTE MAXIMUM RATINGS

Supply Voltage ±20	I
Differential Input Voltage ±40	I
Input Voltage ±20\	I
Output Short-Circuit Duration Indefinite	е
Operating Temperature Range	
LT1055AM/LT1055M/LT1056AM/	
LT1056M55°C to 125°C	3
LT1055AC/LT1055C/LT1056AC/	
LT1056C 0°C to 70°C	3
Storage Temperature Range	
All Devices –65°C to 150°C	3
Lead Temperature (Soldering, 10 sec) 300°C	3

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_{S} = \pm 15V$, $T_{A} = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

				LT10 LT10	55AM/LT1(55AC/LT1(D56AM D56AC	LT1 LT10 LT105	055M/LT10 55CH/LT10 5CN8/LT10	156M 156CH 156CN8	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage (Note1)	LT1055 H Pack	age	-	50	150	—	70	400	μV
		LT1056 H Pack	age	-	50	180	-	70	450	μV
		LT1055 N8 Pac	kage	-	—		-	120	700	μV
		LI1056 N8 Pac	kage		_		_	140	800	μV
l _{os}	Input Offset Current	Fully Warmed l	Jp		2	10		2	20	рА
I _B	Input Bias Current	Fully Warmed l	Jp	-	±10	±50	-	±10	±50	рА
		V _{CM} = 10V			30	130	—	30	150	рА
	Input Resistance: Differential				10 ¹²	_	_	10 ¹²	—	Ω
	Common Mode	$V_{CM} = -11V$ to	8V	-	1012	_	-	1012	—	Ω
	Innut Canacitanaa	$V_{CM} = 8V \text{ to } 11$	V		10''		_	10''	_	
	Input Capacitance		1 74055		4	_		4	_	рг
e _n	Input Noise Voltage	0.1Hz to 10Hz	L11055		1.8		_	2.0	_	μν _{Ρ-Ρ}
		((OL) (N))			2.5			2.8		μν _{Ρ-Ρ}
	Input Noise Voltage Density	$f_0 = 10HZ$ (Note	2)		28	50	_	30	60	NV/√Hz
	Is not Note - Original Dansity	$I_0 = I K \Pi Z (INOLE)$	(Nista 4)		14	20		CI		
I _n	Input Noise Current Density	$T_0 = IUHZ, IKHZ$	(Note 4)	—	1.8	4		1.8	4	TA/√HZ
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 10V$	$R_L = 2k$	150	400	_	120	400	—	V/mV
			$R_L = 1K$	130	300		100	300	_	V/mV
	Input Voltage Range			±11	±12	—	±11	±12	_	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 11V$		86	100		83	98	—	dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±10V to ±	:18V	90	106	—	88	104	_	dB
V _{OUT}	Output Voltage Swing	R _L = 2k		±12	±13.2	_	±12	±13.2	_	V
SR	Slew Rate		LT1055	10	13	—	7.5	12	—	V/µs
			LT1056	12	16	_	9.0	14	—	V/µs
GBW	Gain-Bandwidth Product	f = 1MHz	LT1055	_	5.0		_	4.5	_	MHz
			LT1056	—	6.5	—	—	5.5	—	MHz
ls	Supply Current		LT1055	-	2.8	4.0	_	2.8	4.0	mA
			LT1056	—	5.0	6.5	—	5.0	7.0	mA
	Offset Voltage Adjustment Range	R _{POT} = 100k		—	±5	—	—	±5	—	mV



$\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad v_{s}=\pm15 \text{V}, \ v_{\text{CM}}=\text{oV}, \ \text{o}^{\circ}\text{C} \leq T_{\text{A}} \leq 70^{\circ}\text{C} \ \text{unless otherwise noted}.$

				LT1055AC LT1056AC			LT10 LT105			
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage (Note1)	LT1055 H Package	•	—	100	330	—	140	750	μV
		LT1056 H Package	•	—	100	360	_	140	800	μV
		LT1055 N8 Package	•	—	—	—	—	250	1250	μV
		LT1056 N8 Package	•	—	_	_	_	280	1350	μV
	Average Temperature	H Package (Note 5)	•	_	1.2	4.0	_	1.6	8.0	μV/°C
	Coefficient of Input Offset Voltage	N8 Package (Note 5)	•	-	_	_	_	3.0	12.0	μV/°C
los	Input Offset Current	Warmed Up LT1055	•	_	10	50	_	16	80	рА
		T _A = 70°C LT1056	•	—	14	70	_	18	100	pA
IB	Input Bias Current	Warmed Up LT1055	•	_	±30	±150	_	±40	±200	рА
-		T _A = 70°C LT1056	•	—	±40	±80	_	±50	±240	pA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	80	250	_	60	250	_	V/mV
CMRR	Common-Mode Rejection Ratio	V _{Cm} = ±10.5V	•	85	100	_	82	98	—	dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±10V to ±18V	•	89	105	_	87	103	_	dB
V _{OUT}	Output Voltage Swing	R _L = 2k	•	±12	±13.1	—	±12	±13.1		V

V_S = $\pm 15V,~V_{CM}$ = 0V, $-55^\circ C \leq T_A \leq 125^\circ C$ unless otherwise noted.

						LT1055AN LT1056AN	1		LT1055M LT1056M		
SYMBOL	PARAMETER	CONDITIONS			MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage (Note1)		LT1055 LT1056	•	_	180 180	500 550	_	250 250	1200 1250	μV μV
	Average Temperature Coefficient of Input Offset Voltage	(Note 5)		•		1.3	4.0		1.8	8.0	μV/°C
I _{OS}	Input Offset Current	Warmed Up T _A = 125°C	LT1055 LT1056	•	_	0.20 0.25	1.2 1.5	_	0.25 0.30	1.8 2.4	nA nA
I _B	Input Bias Current	Warmed Up T _A = 125°C	LT1055 LT1056	•	_	±0.4 ±0.5	±2.5 ±3.0	_	±0.5 ±0.6	±4.0 ±5.0	nA nA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L$	= 2k	•	40	120	_	35	120	_	V/mV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 10.5V$		•	85	100	_	82	98	_	dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±10V to ±	-17V	•	88	104	—	86	102	—	dB
V _{OUT}	Output Voltage Swing	$R_L = 2k$		•	±12	±12.9	_	±12	±12.9	_	V

The \bullet denotes specifications which apply over the full operating temperature range.

For MIL-STD components, please refer to LTC883 data sheet for test listing and parameters.

Note 1: Offset voltage is measured under two different conditions: (a) approximately 0.5 seconds after application of power; (b) at $T_A = 25^{\circ}C$ only, with the chip heated to approximately 38°C for the LT1055 and to 45°C for the LT1056, to account for chip temperature rise when the device is fully warmed up.

Note 2: 10Hz noise voltage density is sample tested on every lot of A grades. Devices 100% tested at 10Hz are available on request.

Note 3: This parameter is tested on a sample basis only.

Note 4: Current noise is calculated from the formula: $i_n = (2qI_B)^{1/2}$, where $q = 1.6 \times 10^{-19}$ coulomb. The noise of source resistors up to $1G\Omega$ swamps the contribution of current noise.

Note 5: Offset voltage drift with temperature is practically unchanged when the offset voltage is trimmed to zero with a 100k potentiometer between the balance terminals and the wiper tied to V^+ . Devices tested to tighter drift specifications are available on request.







LT1056 Large-Signal Response 5V/DIV $A_V = 1, C_L = 100 pF, 0.5 \mu s/DIV$ I T1055/56 G10

Small-Signal Response



LT1055 Large-Signal Response



Undistorted Output Swing vs Frequency



Gain vs Frequency



Slew Rate, Gain-Bandwidth vs Temperature

LT1055/56 G11



Gain, Phase Shift vs Frequency



Output Impedence vs Frequency



Voltage Gain vs Temperature







LT1056 Settling Time 10 OUTPUT VOLTAGE SWING FROM 0V (V) 10m\ 2mV 0.5mV 5 5mV 1mV $V_S = \pm 15V$ $T_A = 25^{\circ}C$ 0 5mV -5 10m\ 2mV 1mV 0.5mV -10 0 2 3 1 SETTLING TIME (µS) LT1055/56 G20

Common-Mode and Power Supply Rejections vs Temperature



Supply Current vs Supply Voltage





Common-Mode Rejection Ratio

Output Swing vs Load Resistance



Common-Mode Range vs Temperature 15



Power Supply Rejection Ratio vs Frequency



Short-Circuit Current vs Time





The LT1055/LT1056 may be inserted directly into LF155A/ LT355A, LF156A/LT356A, OP-15 and OP-16 sockets. Offset nulling will be compatible with these devices with the wiper of the potentiometer tied to the positive supply.



No appreciable change in offset voltage drift with temperature will occur when the device is nulled with a potentiometer, R_P , ranging from 10k to 200k.

The LT1055/LT1056 can also be used in LF351, LF411, AD547, AD611, OPA-111, and TL081 sockets, provided that the nulling cicuitry is removed. Because of the LT1055/LT1056's low offset voltage, nulling will not be necessary in most applications.

Achieving Picoampere/Microvolt Performance

In order to realize the picoampere-microvolt level accuracy of the LT1055/LT1056 proper care must be exercised. For example, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulation should be used (e.g. TeflonTM, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be required. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input circuitry with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground, in noninverting connnections to the inverting input at pin 2. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

The LT1055/LT1056 has the lowest offset voltage of any JFET input op amp available today. However, the offset voltage and its drift with time and temperature are still not as good as on the best bipolar amplifiers because the transconductance of FETs is considerably lower than that of bipolar transistors. Conversely, this lower transconductance is the main cause of the significantly faster speed performance of FET input op amps.

Offset voltage also changes somewhat with temperature cycling. The AM grades show a typical 20μ V hysteresis (30μ V on the M grades) when cycled over the -55° C to 125° C temperature range. Temperature cycling from 0° C to 70° C has a negligible (less than 10μ V) hysteresis effect.

The offset voltage and drift performance are also affected by packaging. In the plastic N8 package the molding compound is in direct contact with the chip, exerting pressure on the surface. While NPN input transistors are largely unaffected by this pressure, JFET device matching and drift are degraded. Consequently, for best DC performance, as shown in the typical performance distribution plots, the TO-5 H package is recommended.

Noise Performance

The current noise of the LT1055/LT1056 is practically immeasurable at 1.8fA/ \sqrt{Hz} . At 25°C it is negligible up to 1G of source resistance, R_S (compound to the noise of R_S). Even at 125°C it is negligible to 100M of R_S.

Teflon is a trademark of Dupont.



The voltage noise spectrum is characterized by a low 1/f corner in the 20Hz to 30Hz range, significantly lower than on other competitive JFET input op amps. Of particular interest is the fact that with any JFET IC amplifier, the frequency location of the 1/f corner is proportional to the square root of the internal gate leakage currents and, therefore, noise doubles every 20°C. Furthermore, as illustrated in the noise versus chip temperature curves, the 0.1Hz to 10Hz peak-to-peak noise is a strong function of temperature, while wideband noise ($f_0 = 1$ kHz) is practically unaffected by temperature.

Consequently, for optimum low frequency noise, chip temperature should be minimized. For example, operating an LT1056 at \pm 5V supplies or with a 20°C/W case-to-ambient heat sink reduces 0.1Hz to 10Hz noise from typically 2.5 μ V_{P-P} (\pm 15V, free-air) to 1.5 μ V_{P-P}. Similiarly, the noise of an LT1055 will be 1.8 μ V_{P-P} typically because of its lower power dissipation and chip temperature.

High Speed Operation

Settling time is measured in the test circuit shown. This test configuration has two features which eliminate problems common to settling time measurments: (1) probe

capacitance is isolated from the "false summing" node, and (2) it does not require a "flat top" input pulse since the input pulse is merely used to steer current through the diode bridges. For more details, please see Application Note 10.

As with most high speed amplifiers, care should be taken with supply decoupling, lead dress and component placement.

When the feedback around the op amp is resistive (R_F), a pole will be created with R_F, the source resistance and capacitance (R_S, C_S), and the amplifier input capacitance (C_{IN} \approx 4pF). In low closed-loop gain configurations and with R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem. With R_S (C_S + C_{IN}) = R_FC_F, the effect of the feedback pole is completely removed.







Phase Reversal Protection

Most industry standard JFET input op amps (e.g., LF155/ LF156, LF351, LF411, OP15/16) exhibit phase reversal at the output when the negitive common-mode limit at the input is exceeded (i.e., from -12V to -15V with $\pm 15V$ supplies). This can cause lock-up in servo systems. As shown below, the LT1055/LT1056 does not have this problem due to unique phase reversal protection circuitry (Q1 on simplified schematic). Voltage Follower with Input Exceeding the Negative Common-Mode Range





TYPICAL APPLICATIONS [†]





[†]For ten additional applications utilizing the LT1055 and LT1056, please see the LTC1043 data sheet and Application Note 3.



TYPICAL APPLICATIONS



Temperature-to-Frequency Converter





TYPICAL APPLICATIONS





Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

100k

I T1055/56 TA10

-125V

SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.



N8 Package 8-Lead Plastic



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTURSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm).

LT/GP 0894 2K REV A • PRINTED IN USA



LT1227

140MHz Video Current Feedback Amplifier

FEATURES

- 140MHz Bandwidth: $A_V = 2$, $R_L = 150\Omega$
- 1100V/µs Slew Rate
- Low Cost
- 30mA Output Drive Current
- 0.01% Differential Gain
- 0.01° Differential Phase
- High Input Impedance: 14MΩ, 3pF
- Wide Supply Range: ±2V to ±15V
- Shutdown Mode: I_S < 250μA
- Low Supply Current: I_S = 10mA
- Inputs Common Mode to Within 1.5V of Supplies
- Outputs Swing Within 0.8V of Supplies

APPLICATIONS

- Video Amplifiers
- Cable Drivers
- RGB Amplifiers
- Test Equipment Amplifiers
- 50Ω Buffers for Driving Mixers

DESCRIPTION

The LT1227 is a current feedback amplifier with wide bandwidth and excellent video characteristics. The low differential gain and phase, wide bandwidth, and 30mA output drive current make the LT1227 well suited to drive cables in video systems.

A shutdown feature switches the device into a high impedance, low current mode, allowing multiple devices to be connected in parallel and selected. Input to output isolation in shutdown is 70dB at 10MHz for input amplitudes up to $10V_{P-P}$. The shutdown pin interfaces to open collector or open drain logic and takes only 4µs to enable or disable.

The LT1227 comes in the industry standard pinout and can upgrade the performance of many older products. For a dual or quad version, see the LT1229/1230 data sheet.

The LT1227 is manufactured on Linear Technology's proprietary complementary bipolar process.

TYPICAL APPLICATION



Video Cable Driver

Differential Gain and Phase vs Supply Voltage





ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18V
Input Current	±15mA
Output Short Circuit Duration (Note 1)	Continuous
Operating Temperature Range	
LT1227C	0°C to 70°C
LT1227M	-55°C to 125°C
Storage Temperature Range	. –65°C to 150°C
Junction Temperature	
Plastic Package	150°C
Ceramic Package	175°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



$\label{eq:characteristics} \textbf{Electrical Characteristics} \quad v_{\text{CM}} = 0, \pm 5V \leq V_S \leq \pm 15V, \ \text{pulse tested, unless otherwise noted}.$

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Input Offset Voltage	T _A = 25°C			±3	±10	mV
					±15	mV
Input Offset Voltage Drift		•		10		μV/°C
Noninverting Input Current	$T_A = 25^{\circ}C$			±0.3	±3	μA
		•			±10	μΑ
Inverting Input Current	$T_A = 25^{\circ}C$			±10	±60	μA
		•			±100	μΑ
Input Noise Voltage Density	$f = 1$ kHz, $R_F = 1$ k, $R_G = 10\Omega$, $R_S = 0\Omega$			3.2		nV/√Hz
Noninverting Input Noise Current Density	f = 1kHz			1.7		pA/√Hz
Inverting Input Noise Current Density	f = 1kHz			32		pA/√Hz
Input Resistance	$V_{IN} = \pm 13V, V_S = \pm 15V$	•	1.5	14		MΩ
	$V_{IN} = \pm 3V, V_S = \pm 5V$		1.5	11		MΩ
Input Capacitance				3		pF
Input Voltage Range	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$		±13	±13.5		V
			±12			V
	$V_{\rm S} = \pm 5 V$, $T_{\rm A} = 25^{\circ} {\rm C}$		±3	±3.5		V
		•	±2			V
Common-Mode Rejection Ratio	$V_{\rm S} = \pm 15V, V_{\rm CM} = \pm 13V, T_{\rm A} = 25^{\circ}{\rm C}$		55	62		dB
	$V_{S} = \pm 15V, V_{CM} = \pm 12V$		55	64		d B
	$V_{S} = \pm 5V, V_{CM} = \pm 3V, I_{A} = 25^{\circ}U$		55 55	61		(DB)
Investing Input Overent	$v_{\rm S} = \pm 5v, v_{\rm CM} = \pm 2v$		00	2.5	10	
Common-Mode Rejection	$V_{S} = \pm 15V$, $V_{CM} = \pm 13V$, $I_{A} = 25^{\circ}U$			3.5	10	
	$v_{\rm S} = \pm 10^{\circ}$, $v_{\rm CM} = \pm 12^{\circ}$			15	10	
	$V_{S} = \pm 5V, V_{CM} = \pm 5V, T_{A} = 25 V_{CM}$			ч.5	10	μΑ/V
	PARAMETER Input Offset Voltage Input Offset Voltage Drift Noninverting Input Current Inverting Input Current Input Noise Voltage Density Noninverting Input Noise Current Density Inverting Input Noise Current Density Input Resistance Input Voltage Range Common-Mode Rejection Ratio Inverting Input Current Common-Mode Rejection	$\begin{tabular}{ c c c c c } \hline PARAMETER & CONDITIONS \\ \hline Input Offset Voltage & $T_A = 25^\circ C$ \\ \hline Input Offset Voltage Drift & $T_A = 25^\circ C$ \\ \hline Inverting Input Current & $T_A = 25^\circ C$ \\ \hline Inverting Input Current & $T_A = 25^\circ C$ \\ \hline Input Noise Voltage Density & $f = 1kHz, $R_F = 1k, $R_G = 10\Omega, $R_S = 0\Omega$ \\ \hline Noninverting Input Noise Current Density & $f = 1kHz$ \\ \hline Inverting Input Noise Current Density & $f = 1kHz$ \\ \hline Inverting Input Noise Current Density & $f = 1kHz$ \\ \hline Input Resistance & $V_{IN} = \pm 13V, $V_S = \pm 15V$ \\ $V_{IN} = \pm 3V, $V_S = \pm 5V$ \\ \hline Input Capacitance & $V_S = \pm 5V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 5V, $T_A = 25^\circ C$ \\ \hline Common-Mode Rejection Ratio & $V_S = \pm 15V, $V_{CM} = \pm 13V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 3V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 13V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 13V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 12V$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 13V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 15V, $V_{CM} = \pm 13V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 15V, $V_{CM} = \pm 13V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 12V$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 12V$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 13V, $T_A = 25^\circ C$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 12V$ \\ \hline V_S = \pm 5V, $V_{CM} = \pm 2V$ \\ \hline \end{array}$	$\begin{tabular}{ c c c c c } \hline PARAMETER & CONDITIONS & \\ \hline Input Offset Voltage & $T_A = 25^\circ C$ & & & & & & & & & & & & & & & & & & $	$\begin{tabular}{ c c c c c } \hline PARAMETER & CONDITIONS & MIN \\ \hline Input Offset Voltage & $T_A = 25^\circ C$ & \bullet & $	$\begin{array}{ c c c c c c } \hline PARAMETER & CONDITIONS & MIN TYP \\ \hline Input Offset Voltage & $T_A = 25^\circ C$ & & & \pm 3$ \\ \hline Input Offset Voltage Drift & & & & & 10$ \\ \hline Noninverting Input Current & $T_A = 25^\circ C$ & & & & \pm 0.3$ \\ \hline Inverting Input Current & $T_A = 25^\circ C$ & & & & & \pm 10$ \\ \hline Inverting Input Current & $T_A = 25^\circ C$ & & & & & & & \\ \hline Input Noise Voltage Density & $f = 1kHz, $R_F = 1k, $R_G = 10\Omega, $R_S = 0\Omega$ & & & & & & & \\ \hline Input Noise Voltage Density & $f = 1kHz, $R_F = 1k, $R_G = 10\Omega, $R_S = 0\Omega$ & & & & & & & \\ \hline Inverting Input Noise Current Density & $f = 1kHz$ & & & & & & & & & \\ \hline Inverting Input Noise Current Density & $f = 1kHz$ & & & & & & & & & \\ \hline Inverting Input Noise Current Density & $f = 1kHz$ & & & & & & & & & & & & \\ \hline Inverting Input Resistance & & & & & & & & & & & & & & & & \\ \hline Input Capacitance & & & & & & & & & & & & & & & & \\ Input Voltage Range & $V_S = \pm 15V, $T_A = 25^\circ C$ & & & & & & & & & & & & & & \\ \hline Common-Mode Rejection Ratio & $V_S = \pm 15V, $V_{CM} = \pm 13V, $T_A = 25^\circ C$ & & & & & & & & & & & & & & & & & & $	$\begin{array}{ c c c c c c } \hline PARAMETER & CONDITIONS & MIN TYP MAX \\ \hline Input Offset Voltage & T_A = 25^\circ C & \pm 3 & \pm 10 \\ \hline & & & & & & & & & & & & & & & & & &$



ELECTRICAL CHARACTERISTICS $V_{CM} = 0, \pm 5V \le V_S \le \pm 15V$, pulse tested, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2V \text{ to } \pm 15V, T_{A} = 25^{\circ}C$		60	80		dB
		$V_{S} = \pm 3V$ to $\pm 15V$		60			dB
	Noninverting Input Current	$V_{S} = \pm 2V$ to $\pm 15V$, $T_{A} = 25^{\circ}C$			2	50	nA/V
	Power Supply Rejection	$V_{\rm S} = \pm 3V$ to $\pm 15V$	•			50	nA/V
	Inverting Input Current	$V_{S} = \pm 2V$ to $\pm 15V$, $T_{A} = 25^{\circ}C$			0.25	5	μA/V
	Power Supply Rejection	$V_{\rm S} = \pm 3V$ to $\pm 15V$	•			5	μA/V
A _V	Large-Signal Voltage Gain	$V_{S} = \pm 15V, V_{OUT} = \pm 10V, R_{L} = 1k$		55	72		dB
		$V_{\rm S} = \pm 5 V$, $V_{\rm OUT} = \pm 2 V$, $R_{\rm L} = 150 \Omega$	•	55	72		dB
R _{OL}	Transresistance, $\Delta V_{OUT}/\Delta I_{IN}$ -	$V_{S} = \pm 15V, V_{OUT} = \pm 10V, R_{L} = 1k$		100	270		kΩ
		$V_{\rm S} = \pm 5 V, V_{\rm OUT} = \pm 2 V, R_{\rm L} = 150 \Omega$	•	100	240		kΩ
V _{OUT}	Maximum Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 400\Omega, T_{A} = 25^{\circ}C$		±12	±13.5		V
				±10	107		
		$V_{\rm S} = \pm 5V, R_{\rm L} = 150\Omega 2, T_{\rm A} = 25^{\circ} {\rm G}$		±3 ±2.5	±3.7		
	Maximum Output Current	$P_{\rm c} = 00$, $T_{\rm c} = 25^{\circ}$ C		20	60		v
UUT		$n_{\rm L} = 0.22, n_{\rm A} = 20^{-0}$		30	10	15.0	IIIA m A
IS	Supply Current (Note 2)	$V_{S} = \pm 15V, V_{OUT} = 0V, I_{A} = 25^{\circ}C$			10	15.0 17.5	mA
	Depitive Supply Surrent Shutdown	V15V_Din 9.Voltage0V_T2590	•		100	200	A
		$V_{S} = \pm 15V$, Pill o Voltage = 0V, $I_{A} = 25^{\circ}C$			120	300 500	μΑ
8	Shutdown Pin Current (Note 3)	$V_{S} = \pm 15V$	•			300	μη. μΑ
	Output Leakage Current, Shutdown	$V_{S} = \pm 15V$. Pin 8 Voltage = 0V. T _A = 25°C				10	uA
SR	Slew Rate (Notes 4 and 5)	$T_A = 25^{\circ}C$		500	1100	-	V/µs
t _r , t _f	Rise and Fall Time, $V_{OUT} = 1V_{P-P}$	$V_{\rm S} = \pm 5V$, $R_{\rm F} = 1k$, $R_{\rm G} = 1k$, $R_{\rm L} = 150\Omega$			8.7		ns
BW	Small-Signal Bandwidth	$V_{\rm S} = \pm 15V$, $R_{\rm F} = 1k$, $R_{\rm G} = 1k$, $R_{\rm L} = 150\Omega$			140		MHz
t _r , t _f	Small-Signal Rise and Fall Time	$V_{\rm S} = \pm 15 V, R_{\rm F} = 1 k, R_{\rm G} = 1 k, R_{\rm L} = 100 \Omega$			3.3		ns
	Propagation Delay	$V_{\rm S} = \pm 15 V, R_{\rm F} = 1 k, R_{\rm G} = 1 k, R_{\rm L} = 100 \Omega$			3.4		ns
	Small-Signal Overshoot	$V_{S} = \pm 15V, R_{F} = 1k, R_{G} = 1k, R_{L} = 100\Omega$			5		%
ts	Settling Time	0.1%, V _{OUT} = 10V, R _F = 1k, R _G = 1k, R _L = 1k			50		ns
	Differential Gain (Note 6)	$V_{S} = \pm 15V, R_{F} = 1k, R_{G} = 1k, R_{I} = 150\Omega$			0.014		%
		$V_{S} = \pm 15V, R_{F} = 1k, R_{G} = 1k, R_{L} = 1k$			0.010		%
	Differential Phase (Note 6)	$V_{S} = \pm 15V, R_{F} = 1k, R_{G} = 1k, R_{L} = 150\Omega$			0.010		DEG
		$V_{S} = \pm 15V, R_{F} = 1k, R_{G} = 1k, R_{L} = 1k$			0.013		DEG

The \bullet denotes specifications which apply over the operating temperature range.

Note 1: A heat sink may be required depending on the power supply voltage.

Note 2: The supply current of the LT1227 has a negative temperature coefficient. For more information, see Typical Performance Characteristics curves.

Note 3: Ramp pin 8 voltage down from 15V while measuring $\rm I_S.$ When $\rm I_S$ drops to less than 0.5mA, measure pin 8 current.

Note 4: Slew rate is measured at \pm 5V on a \pm 10V output signal while operating on \pm 15V supplies with R_F = 2k, R_G = 220 Ω and R_L = 400 Ω . **Note 5:** AC parameters are 100% tested on the ceramic and plastic DIP package parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).

Note 6: NTSC composite video with an output level of 2V.













Output Short-Circuit Current vs Junction Temperature



Output Impedance vs Frequency









Settling Time to 1mV



Output Impedance in Shutdown vs Frequency



2nd and 3rd Harmonic Distortion vs Frequency



Differential Phase vs Frequency



3rd Order Intercept vs Frequency

 $V_{S} = \pm 15V$ $R_{L} = 100\Omega$

 $R_F = 680\Omega$

 $R_{G} = 75\Omega$

45

40

35

30

25

20

15

0

10

20

30

FREQUENCY (MHz)

40

50

LT1227 • TPC26

60

3RD ORDER INTERCEPT (dBm)

Differential Gain vs Frequency



Test Circuit for 3rd Order Intercept





6

SIMPLIFIED SCHEMATIC



APPLICATIONS INFORMATION

The LT1227 is a very fast current feedback amplifier. Because it is a current feedback amplifier, the bandwidth is maintained over a wide range of voltage gains. The amplifier is designed to drive low impedance loads such as cables with excellent linearity at high frequencies.

Feedback Resistor Selection

The small-signal bandwidth of the LT1227 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed-loop gain and load resistor. The characteristic curves of Bandwidth vs Supply Voltage show the effect of a heavy load (100Ω) and a light load (1k). These curves use a solid line when the response has less than 0.5dB of peaking and a dashed line when the response has 0.5dB to

5dB of peaking. The curves stop where the response has more than 5dB of peaking.

At a gain of two, on $\pm 15V$ supplies with a 1k feedback resistor, the bandwidth into a light load is over 140MHz, but into a heavy load the bandwidth reduces to 120MHz. The loading has this effect because there is a mild resonance in the output stage that enhances the bandwidth at light loads but has its Q reduced by the heavy load. This enhancement is only useful at low gain settlings; at a gain of ten it does not boost the bandwidth. At unity gain, the enhancement is so effective the value of the feedback resistor has very little effect. At very high closed-loop gains, the bandwidth is limited by the gain bandwidth product of about 1GHz. The curves show that the bandwidth at a closed-loop gain of 100 is 12MHz, only one tenth what it is at a gain of two.





Capacitance on the Inverting Input

Current feedback amplifiers require resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and overshoot in the transient response), but it does not degrade the stability of the amplifier.

Capacitive Loads

The LT1227 can drive capacitive loads directly when the proper value of feedback resistor is used. The graph of Maximum Capacitive Load vs Feedback Resistor should be used to select the appropriate value. The value shown is for 5dB peaking when driving a 1k load at a gain of 2. This is a worst case condition, the amplifier is more stable at higher gains and driving heavier loads. Alternatively, a small resistor (10Ω to 20Ω) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present and the disadvantage that the gain is a function of the load resistance.

Power Supplies

The LT1227 will operate from single or split supplies from $\pm 2V$ (4V total) to $\pm 15V$ (30V total). It is not necessary to use equal value split supplies, however the offset voltage

and inverting input bias current will change. The offset voltage changes about $500\mu V$ per volt of supply mismatch. The inverting bias current can change as much as $5.0\mu A$ per volt of supply mismatch, though typically the change is less than $0.5\mu A$ per volt.

Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain configuration the way slew rate is in a traditional op amp. This is because both the input stage and the output stage have slew rate limitations. In the inverting mode, and for higher gains in the noninverting mode, the signal amplitude between the input pins is small and the overall slew rate is that of the output stage. For gains less than ten in the noninverting mode, the overall slew rate is limited by the input stage.

The input stage slew rate of the LT1227 is approximately 125V/ μ s and is set by internal currents and capacitances. The output slew rate is set by the value of the feedback resistors and the internal capacitances. At a gain of ten with a 1k feedback resistor and ±15V supplies, the output slew rate is typically 1100V/ μ s. Larger feedback resistors will reduce the slew rate as will lower supply voltages, similar to the way the bandwidth is reduced.

The graph of Maximum Undistorted Output vs Frequency relates the slew rate limitations to sinusoidal inputs for various gain configurations.



Large-Signal Transient Response, $A_V = +10$



Large-Signal Transient Response, $A_V = +2$



Large-Signal Transient Response, $A_V = -2$



Settling Time

The characteristic curves show that the LT1227 amplifier settles to within 10mV of final value in 40ns to 55ns for any output step up to 10V. The curve of settling to 1mV of final value shows that there is a slower thermal contribution up to 20 μ s. The thermal settling component comes from the output and the input stage. The output contributes just under 1mV per volt of output change and the input contributes 300 μ V per volt of input change. Fortunately the input thermal tends to cancel the output thermal. For this reason the noninverting gain of two configuration settles faster than the inverting gain of one.

Shutdown

The LT1227 has a high impedance, low supply current mode which is controlled by pin 8. In the shutdown mode, the output looks like a 12pF capacitor and the supply current drops to approximately the pin 8 current. The shutdown pin is referenced to the positive supply through an internal pullup circuit (see the simplified schematic). Pulling a current of greater than 50 μ A from pin 8 will put the device into the shutdown mode. An easy way to force shutdown is to ground pin 8, using open drain (collector) logic. Because the pin is referenced to the positive supply, the logic used should have a breakdown voltage of greater than the positive supply voltage. No other circuitry is necessary as an internal JFET limits the pin 8 current to about 100 μ A. When pin 8 is open, the LT1227 operates normally.

Differential Input Signal Swing

The differential input swing is limited to about $\pm 6V$ by an ESD protection device connected between the inputs. In normal operation, the differential voltage between the input pins is small, so this clamp has no effect; however, in the shutdown mode, the differential swing can be the same as the input swing. The clamp voltage will then set the maximum allowable input voltage. To allow for some margin, it is recommended that the input signal be less than $\pm 5V$ when the device is shutdown.

Offset Adjust

Pins 1 and 5 are provided for offset nulling. A small current to V⁺ or ground will compensate for DC offsets in the device. The pins are referenced to the positive supply (see the simplified schematic) and should be left open if unused. The offset adjust pins act primarily on the inverting input bias current. A 10k pot connected to pins 1 and 5 with the wiper connected to V⁺ will null out the bias current, but will not affect the offset voltage much. Since the output offset is

$$V_0 \cong A_V \bullet V_{OS} + (I_{IN} -) \bullet R_F$$

at higher gains ($A_V > 5$), the V_{OS} term will dominate. To null out the V_{OS} term, use a 10k pot between pins 1 and 5 with a 150k resistor from the wiper to ground for 15V split supplies, 47k for 5V split supplies.



TYPICAL APPLICATIONS

MUX Amplifier

The shutdown function can be effectively used to construct a MUX amplifier. A two-channel version is shown, but more inputs could be added with suitable logic. By configuring each amplifier as a unity-gain follower, there is no loading by the feedback network when the amplifier is off. The open drains of the 74C906 buffers are used to interface the 5V logic to the shutdown pin. Feedthrough from the unselected input to the output is -70dB at 10MHz. The differential voltage between MUX inputs V_{IN1} and V_{IN2} appears across the inputs of the shutdown device, this voltage should be less than $\pm 5V$ to avoid turning on the clamp diodes discussed previously. If the inputs are sinusoidal having a zero DC level, this implies that the amplitude of each input should be less than 5V_{P-P}. The output impedance of the off amplifier remains high until the output level exceeds approximately $6V_{P-P}$ at 10MHz, this sets the maximum usable output level. Switching time between inputs is about 4us without an external pullup. Adding a 10k pullup resistor from each shutdown pin to V⁺ will reduce the switching time to 2us but will increase the positive supply current in shutdown by 1.5mA.



MUX Output



MUX Input Crosstalk vs Frequency



100



TYPICAL APPLICATIONS





3.58MHz Oscillator



CMOS Logic to Shutdown Interface





Buffer with DC Nulling Loop



Optional Offset Nulling circuit





Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

PACKAGE DESCRIPTION



Linear Technology Corporation 2 1630 McCarthy Blvd., Milpitas, CA 95035-7487 (408) 432-1900 • FAX: (408) 434-0507 • TELEX: 499-3977

LT/GP 0394 5K REV A ogì TF © LINEAR TECHNOLOGY CORPORATION 1994

4

SO8 0294

2

3

LTC1051/LTC1053

Dual/Quad Precision Chopper Stabilized Operational Amplifiers With Internal Capacitors

FEATURES

- Dual/Quad Low Cost Precision Op Amp
- No External Components Required
- Maximum Offset Voltage 5μV
- Maximum Offset Voltage Drift 0.05µV/°C
- Low Noise 1.5µV_{p-p} (0.1Hz to 10Hz)
- Minimum Voltage Gain, 120dB
- Minimum PSRR, 120dB
- Minimum CMRR, 114dB
- Low Supply Current 1mA/Op Amp
- Single Supply Operation 4.75V to 16V
- Input Common Mode Range Includes Ground
- Output Swings to Ground
- Typical Overload Recovery Time 3ms
- Pin Compatible with Industry Standard Dual and Quad **Op Amps**

APPLICATIONS

- Thermocouple Amplifiers
- Electronic Scales
- Medical Instrumentation
- Strain Gauge Amplifiers
- High Resolution Data Acquisition
- DC Accurate R, C Active Filters

TYPICAL APPLICATION

High Performance Low Cost Instrumentation Amplifier



DESCRIPTION

The LTC1051/LTC1053 is a high performance, low cost dual/quad chopper stabilized operational amplifier. The unique achievement of the LTC1051/LTC1053 is that it integrates on chip the sample-and-hold capacitors usually required externally by other chopper amplifiers. Further, the LTC1051/LTC1053 offers better combined overall DC and AC performance than is available from other chopper stabilized amplifiers with or without internal sample/hold capacitors

The LTC1051/LTC1053 has an offset voltage of 0.5µV, drift of 0.01µV/°C, DC to 10Hz, input noise voltage typically $1.5\mu V_{p-p}$ and typical voltage gain of 140dB. The slew rate of 4V/µs and gain bandwidth product of 2.5MHz are achieved with only 1mA of supply current per op amp.

Overload recovery times from positive and negative saturation conditions are 1.5ms and 3ms respectively, about a 100 or more times improvement over chopper amplifiers using external capacitors.

The LTC1051 is available in standard plastic and ceramic dual in line packages as well as a 16-pin SOL package. The LTC1053 is available in a standard 14-pin plastic package and an 18-pin SOIC. The LTC1051/LTC1053 is a plug in replacement for most standard dual/guad op amps with improved performance.





LTC1051 Noise Spectrum

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ($V + to V - $)	16.5V
Input Voltage(V+	+ 0.3V) to (V 0.3V)
Output Short Circuit Duration	Indefinite

Operating	Temperature	Range
-----------	--------------------	-------

LTC1051M, LTC1051AM	. – 55°C to 125°C
LTC1051C/LTC1053C, LTC1051AC	\ldots – 40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_{S} = \pm 5V$, $T_{A} = operating temperature range unless otherwise specified.$

			LTC	C1051/LT	C1053				
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	T _A =25°C			±0.5	±5		±0.5	±5	μV
Average Input Offset Drift		٠		±0.0	±0.05		±0.0	±0.05	μV/°C
Long Term Offset Drift				50			50	1	nV/√Mo
Input Bias Current LTC1051C/LTC1053C LTC1051M	T _A = 25°C	•		± 15	± 65 ± 135 ± 450		± 15	± 50 ± 100 ± 300	pA pA pA
Input Offset Current (All Grades)	$T_A = 25^{\circ}C$	•		± 30	± 125 ± 175		± 30	± 100 ± 150	pA pA
Input Noise Voltage (Note 1)	$R_S = 100\Omega$, DC to 10Hz $R_S = 100\Omega$, DC to 1Hz			1.5 0.4			1.5 0.4	2	μV _{p-p} μV _{p-p}
Input Noise Current	f = 10Hz			2.2			2.2		fA/Via:
Common Mode Rejection Ratio, CMRR	$V_{CM} = V - to + 2.7V, T_A = 25^{\circ}C$	•	106 100	130		114 110	130		dB dB
Differential CMRR LTC1051, LTC1053 (Note 2)	$V_{CM} = V^-$ to + 2.7V, $T_A = 25^{\circ}C$		112			112			dB
Power Supply Rejection Ratio	$V_{\rm S} = \pm 2.375 V \text{ to } \pm 8 V$	•	116	140		120	140		dB
Large Signal Voltage Gain	$R_L = 10k\Omega, V_{OUT} = \pm 4V$	•	116	160		120	160		dB
Maximum Output Voltage Swing	$ \begin{array}{l} R_{L} = 10 \mathrm{k} \Omega \\ R_{L} = 100 \mathrm{k} \Omega \end{array} $	•	±4.5 ±4.5	± 4.85 ± 4.95		± 4.7	± 4.85 ± 4.95		V V
Slew Rate	$R_L = 10k\Omega, C_L = 50pF$			4			4		Vlµs



LTC1051/LTC1053

ELECTRICAL CHARACTERISTICS $V_{S} = \pm 5V$, $T_{A} = operating temperature range unless otherwise specified.$

PARAMETER			LTC1051A/LTC10	1/LTC1053	
PARAMETER	CONDITIONS		MIN TYP	MAX	UNITS
Gain Bandwidth Product			2.5		MHz
Supply Current/On Amp	No Load, T _A = 25°C		1	2	mA
		•		2.5	mA
Internal Sampling Frequency			3		kHz

 $V_S = 5V$, GND, $T_A =$ operating temperature range unless otherwise specified.

			LTC1051A/LTC1051/LTC1053			
PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Offset Voltage	$T_A = 25^{\circ}C$			±0.5	±5	μV
Input Offset Drift			•	±0.01	± 0.05	μV/°C
Input Bias Current	$T_A = 25^{\circ}C$			±10	± 50	рА
Input Offset Current	$T_A = 25^{\circ}C$			± 20	± 80	рА
Input Noise Voltage	DC to 10Hz			1.8		μV _{p-p}
Supply Current/Op Amp	No Load, $T_A = 25^{\circ}C$	•			1.5	mA

The
denotes the specifications which apply over the full operating temperature range.

Note 1: For guaranteed noise specification contact LTC marketing.

TEST CIRCUITS

Electrical Characteristics Test Circuit

Note 2: Differential CMRR for the LTC1053 is measured between amplifiers A and D, and amplifiers B and C.

DC-10Hz Noise Test Circuit 475k 1M 100k 0.1µF 100 316k 475k 158k 1/2 LTC105 OUTPUT 1/2 LTC1051 LT1012 TO X-Y RL ş 0.1µF 0.1µF RECORDER FOR 1Hz NOISE BW INCREASE ALL THE CAPACITORS BY A FACTOR OF 10.

8

10

12

14

TA = 25°C

16

TYPICAL PERFORMANCE CHARACTERISTICS



Sampling Frequency vs Temperature





• ,





2



LTC1051/LTC1053 DC to 10Hz Noise

APPLICATIONS INFORMATION

ACHIEVING PICOAMPERE/MICROVOLT PERFORMANCE

Picoamperes

In order to realize the picoampere level of accuracy of the LTC1051/LTC1053, proper care must be exercised. Leakage currents in circuitry external to the amplifier can significantly degrade performance. High quality insulation should be used (e.g., Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be necessary — particularly for high temperature performance. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground; in non-inverting connections to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

Microvolts

Thermocouple effects must be considered if the LTC1051/ LTC1053's ultra low drift op amps are to be fully utilized. Any connection of dissimilar metals forms a thermoelectric junction producing an electric potential which varies with temperature (Seebeck effect). As temperature sensors, thermocouples exploit this phenomenon to produce useful information. In low drift amplifier circuits the effect is a primary source of error.

Connectors, switches, relay contacts, sockets, resistors, solder, and even copper wire are all candidates for thermal EMF generation. Junctions of copper wire from different manufacturers can generate thermal EMFs of $200nV/^{\circ}C - 4$ times the maximum drift specification of the LTC1051/LTC1053. The copper/kovar junction, formed when wire or printed circuit traces contact a package lead, has a thermal EMF of approximately $35\mu V/^{\circ}C - 700$ times the maximum drift specification of the LTC1053.

Minimizing thermal EMF-induced errors is possible if judicious attention is given to circuit board layout and component selection. It is good practice to minimize the number of juctions in the amplifier's input signal path. Avoid connectors, sockets, switches and relays where possible. In instances where this is not possible, attempt



to balance the number and type of junctions so that differential cancellation occurs. Doing this may involve deliberately introducing junctions to offset unavoidable junctions.

When connectors, switches, relays and/or sockets are necessary they should be selected for low thermal EMF activity. The same techniques of thermally balancing and coupling the matching junctions are effective in reducing the thermal EMF errors of these components.

Resistors are another source of thermal EMF errors. Table 1 shows the thermal EMF generated for different resistors. The temperature gradient across the resistor is important, not the ambient temperature. There are two junctions formed at each end of the resistor and if these junctions are at the same temperature, their thermal EMFs will cancel each other. The termal EMF numbers are approximate and vary with resistor value. High values give higher thermal EMF.

Table 1. Resistor Thermal EMF

Resistor Type	Thermal EMF/°C Gradient ~mV/°C			
Tin Oxide				
Carbon Composition	~450µV/°C			
Metal Film	~20µV/°C			
Wire Wound Evenohm Manganin	~2µV/°C ~2µV/°C			

INPUT BIAS CURRENT, CLOCK FEEDTHROUGH

At ambient temperatures below 60°C, the input bias current of the LTC1051/LTC1053 op amps is dominated by the small amount of charge injection occurring during the sampling and holding of the op amps input offset voltage. The average value of the resulting current pulses is 10pA to 15pA with sign convention shown in Figure 1.

As the ambient temperature rises, the leakage current of the input protection devices increases, while the charge injection component of the bias current, for all practical purposes, stays constant. At elevated temperatures (above 85°C) the leakage current dominates and the bias current of both inputs assumes the same sign.



Figure 1. LTC1051 Bias Current

The charge injection at the op amp input pins will cause small output spikes. This phenomenon is often referred to as "clock feedthrough" and it can be easily observed when the closed loop gain exceeds 10V/V, Figure 2. The magnitude of the clock feedthrough is temperature independent but it increases when the closed loop gain goes up, when the source resistance increases, and when the gain setting resistors increase. Figure 2A. 2B. It is important to note that the output small spikes are centered at OV level and they do not add to the output offset error budget. For instance, with $R_S = 1M\Omega$, the typical output offset voltage of Figure 2C is $V_{OS(OUT)} \approx 10^8 \times I_B^+$ + 101V_{OS}(in). A 10pA bias current will yield an output of $1mV \pm 100\mu V$. The output clock feedthrough can be attenuated by lowering the value of the gain setting resistors, i.e. R2 = 10k, $R1 = 100\Omega$, instead of (100k, 1k; Figure 2),



2-311

Clock feedthrough can also be attenuated by adding a capacitor across the feedback resistor to limit the circuit bandwidth below the internal sampling frequency, Figure 3.



Figure 3. Adding a Feedback Capacitor to Eliminate Clock Feedthrough

INPUT CAPACITANCE

The input capacitance of the LTC1051/LTC1053 op amps is approximately 12pF. When the LTC1051/LTC1053 op amps are used with feedback factors approaching unity, the feedback resistor value should not exceed $7k\Omega$ for industrial temperature range and $5k\Omega$ for military temperature range. If a higher feedback resistor value is required, a feedback capacitor of 20pF should be placed across the feedback resistor. Note that the most common circuits with feedback factors approaching unity are unity gain followers and instrumentation amplifier front ends, Figure 4.

LTC1051/LTC1053 AS AC AMPLIFIERS

Although initially chopper stabilized op amps were designed to minimize DC offsets and offset drifts, the LTC1051/LTC1053 family, on top of its outstanding DC characteristics, presents efficient AC performance. For instance, at single + 5V supply, each op amp typically consumes 0.5mA and still provides 1.8MHz gain bandwidth product and $3V/\mu s$ slew rate. This, combined with almost distortionless swing to the supply rails, Figure 8, makes the LTC1051/LTC1053 op amps nearly general purpose. To further expand this idea, the "aliasing" phenomenon, which could occur under AC conditions, should be described and properly evaluated.

ALIASING

The LTC1051/LTC1053 are equipped with internal circuitry to minimize aliasing. Aliasing, no matter how small, occurs when the input signal approaches and exceeds the internal clock frequency. Aliasing is caused by the sampled data nature of the chopper op amps. A generalized study of this phenomenon is beyond the scope of a datasheet, however, a set of rules of thumb can answer many questions.

- 1. Alias signals can be generally defined as output AC signals at a frequency of $nf_{CLK} \pm mf_{IN}$. The nf_{CLK} term is the internal sampling frequency of the chopper stabilized op amps, and its harmonics, mf_{IN} is the frequency of the input signal and its harmonics, if any.
- 2. If we arbitrarily accept that "aliasing" occurs when output alias signals reach an amplitude of 0.01% or more of the output signal, then: The approximate minimum frequency of an AC input signal which will cause aliasing is equal to the internal clock frequency multiplied by the square root of the op amp feedback factor. For instance, with closed loop gain of -10, the feedback factor is 1/11, and if f_{CLK} = 2.6kHz, alias signals can be detected when the frequency of the input signal exceeds 750Hz to 800Hz, Figure 5A.



Figure 4. Operating the LTC1051 with Feedback Factors Approaching Unity



- 3. The number of alias signals increases when the input signal frequency increases, Figure 5B.
- 4. When the frequency, f_{IN}, of the input signal is less than f_{CLOCK}, the alias signal(s) amplitude(s) directly scale with the amplitude of the incoming signal. The output "signal to alias ratio" cannot be increased by just boosting the input signal amplitude. However, when the input AC signal frequency well exceeds the clock frequency, the amplitude of the alias signals does not directly scale with the input amplitude. The "signal to alias ratio" increases when the output swings closely to the rails, Figures 5B, 7. It is important to note that the

LTC1051/LTC1053 op amps under light loads ($R_L \ge 10k\Omega$) swing closely to the supply rails without generating harmonic distortion, Figure 8.

 For unity gain inverting configuration, all the alias frequencies are 80dB to 84dB down from the output signal, Figures 6A, 6B. Combined with excellent THD under wide swing, the LTC1051/LTC1053 op amps make efficient unity gain inverters.

For gain higher than -1, the "signal to alias" ratio decreases at an approximate rate of -6dB per decade of closed loop gain Figure 8.









- 6. For closed loop gains of -10 or higher, the "signal to alias" ratio degrades when the value of the feedback gain setting resistor increases beyond $50k\Omega$. For instance, the 68dB value of Figure 7, decreases to 56dB if a $(1k\Omega, 100k\Omega)$ resistor set will be used to set the gain of -100.
- 7. When the LTC1051/LTC1053 are used as non-inverting amplifiers all the previous approximate rules of thumb

apply with the following exceptions: When the closed loop gain is +10(V/V) and below, the "signal to alias" ratio is 1dB to 3dB less than the inverting case. When the closed loop gain is 100(V/V) the degradation can be up to 9dB, especially when the input signal is much higher than the clock frequency (i.e. $f_{IN} = 10$ kHz).

8. The signal/alias ratio performance improves when the op amp has bandlimited loop gain.







Figure 6B. Output Voltage Spectrum of 1/2 LTC1051, Operating as a Unity Gain Inverting Amplifier. $V_S = \pm 5V$, $R_L = 10k$, $C_L = 50pF$, $V_{IN} = 8Vp$ -p, 10kHz.





.

Figure 7. Output Voltage Spectrum of 1/2 LTC1051 Operating as an Inverting Amplifier with a Gain of – 100 and Amplifying a 90mVp-p, 10kHz Input Signal. With a 9Vp-p Output Swing the Measured 2nd Harmonic (20kHz) was 75 Down from the 10kHz Input Signal.



Figure 8. Output Voltage Swing vs Load



Figure 9. Signal to Alias Ratio vs Closed Loop Gain


Obtaining Ultra-Low VOS Drift and Low Noise



The dual chopper op amp buffers the inputs of A, and corrects its offset voltage and offset voltage drift. With the shown R,C values, the power up warm up time is typically 20s. The step response of the composite amplifier does not present settling tails. The LT1007 should be used when extremely low noise, V_{OS} and V_{OS} drift are sought when the input source resistance is low. (For instance a 350 Ω strain gauge bridge.) The LT1012 or equivalent should be used when low bias current (100pA) is also required in conjunction with DC to 10Hz low noise, and low V_{OS} and V_{OS} drift. The measured typical input offset voltages were less than 2 μ V.

A1	R1	R2	R3	R4	R5	C1	C2	ē _{OUT} (DC - 1Hz)**	ē _{OUT} (DC - 10Hz)**
LT1007	3k	2k	340k	10k	100k	0.01μF	0.001µF	0.1μVp-p	0.15µVp-р
LT1012*	750Ω	57Ω	250k	10k	100k	0.01μF	0.001µF	0.3μVp-p	0.4µVp-р

*Interchange connections (A) and (B).

**Noise measured in a 10 sec. window. Peak-to-peak noise was also measured for 10 continuous minutes: With the LT1007 op amp the recorded noise was 0.2μVp-p for both DC-1Hz and DC-10Hz.

LTC1051/LT1007 Peak-to-Peak Noise







Paralleling Choppers to Improve Noise

.

Differential Voltage to Current Converter







4

^{0.1μF}
<u>
</u>

I

-5V

늪

÷

2M 1N4148

1k |%

0.1%

VOUT= LOG VIN -2V

Q1: TEL LAB TYPE Q81 ADJUST 2M POR. FOR NON-LINEARITIES

Multiplexed Differential Thermometer

.



 $1nA < I_{IN} < 1mA$

Ŧ



.

Linearized Platinum Signal Conditioner



2

LT LINEAR

DC Accurate, 3rd Order, 100Hz, Butterworth Antialiasing Filter





•

DC Accurate, 18-Bit 4th Order Antialiasing Bessel (Linear Phase), 100Hz, Lowpass Filter



WIDEBAND RMS NOISE 4.5µVRMS THD + NOISE = 0.0005% (= 106dB DYN. RANGE), 2VRMS \leq VIN \leq 3VRMS V0S OUT < 10µV

Dynamic Range



