

## **Dual LDO with Microcontroller RESET Function**

### **Features**

- Dual Output LDO with Microcontroller Reset Monitor Functionality:
  - $V_{OUT1}$  = 1.5V to 3.3V @ 300 mA
  - $V_{OUT2}$  = 1.5V to 3.3V @ 150 mA
  - $V_{RESET} = 2.20V$  to 3.20V
- Output Voltage and RESET Threshold Voltage Options Available (See Table 8-1)
- Low Dropout Voltage:
  - V<sub>OUT1</sub> = 104 mV @ 300 mA, Typical
  - V<sub>OUT2</sub> = 150 mV @ 150 mA, Typical
- Low Supply Current: 116 μA, Typical TC1301A/B with both output voltages available
- Reference Bypass Input for Low-Noise Operation
- Both Output Voltages Stable with a Minimum of 1 µF Ceramic Output Capacitor
- Separate Input for RESET Detect Voltage (TC1301A)
- Separate V<sub>OUT1</sub> and V<sub>OUT2</sub> SHDN pins (TC1301B)
- RESET Output Duration: 300 ms. Typical
- · Power-Saving Shutdown Mode of Operation
- Wake-up from SHDN: 5.3 µs. Typical
- · Small 8-pin DFN and MSOP Package Options
- · Operating Junction Temperature Range:
  - -40°C to +125°C
- Overtemperature and Overcurrent Protection

### **Applications**

- · Cellular/GSM/PHS Phones
- · Battery-Operated Systems
- · Hand-Held Medical Instruments
- Portable Computers/PDAs
- · Linear Post-Regulators for SMPS
- Pagers

#### **Related Literature**

- AN765, "Using Microchip's Micropower LDOs", DS00765, Microchip Technology Inc., 2002
- AN766, "Pin-Compatible CMOS Upgrades to BiPolar LDOs", DS00766, Microchip Technology Inc., 2002
- AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application", DS00792, Microchip Technology Inc., 2001

### Description

The TC1301A/B combines two Low Dropout (LDO) regulators and a microcontroller RESET function into a single 8-pin MSOP or DFN package. Both regulator outputs feature low dropout voltage, 104 mV @ 300 mA for  $V_{OUT1},\ 150\ mV$  @ 150 mA for  $V_{OUT2},\ low$  quiescent current consumption, 58  $\mu A$  each and a typical regulation accuracy of 0.5%. Several fixed-output voltage and detector voltage combinations are available. A reference bypass pin is available to further reduce output noise and improve the power supply rejection ratio of both LDOs.

The TC1301A/B is stable over all line and load conditions with a minimum of 1  $\mu$ F of ceramic output capacitance, and utilizes a unique compensation scheme to provide fast dynamic response to sudden line voltage and load current changes.

For the TC1301A, the microcontroller  $\overline{\text{RESET}}$  function operates independently of both  $V_{OUT1}$  and  $V_{OUT2}$ . The input to the  $\overline{\text{RESET}}$  function is connected to the  $V_{DET}$  pin.The  $\overline{\text{SHDN2}}$  pin is used to control the output of  $V_{OUT2}$  only.  $V_{OUT1}$  will power-up and down with  $V_{IN}$ .


In the case of the TC1301B, the detect voltage input of the  $\overline{\text{RESET}}$  function is connected internally to  $\text{V}_{\text{OUT1}}.$  Both  $\text{V}_{\text{OUT1}}$  and  $\text{V}_{\text{OUT2}}$  have independent shutdown capability.

Additional features include an overcurrent limit and overtemperature protection that, when combined, provide a robust design for all load fault conditions.


### **Package Types**

8-Pin DFN/MSOP						
	DFN8	3	TC	1301A	MSOP8	
RESET  V <sub>OUT1</sub> GND  Bypass	2	7 6	V <sub>DET</sub> V <sub>IN</sub> V <sub>OUT2</sub> SHDN2	RESET 1 V <sub>OUT1</sub> 2 GND 3 Bypass 4	•	8 V <sub>DET</sub> 7 V <sub>IN</sub> 6 V <sub>OUT2</sub> 5 SHDN2
	DFN8	3	тс	1301B	MSOP8	_
RESET	1	8	SHDN1	RESET 1	•	8 SHDN1
V <sub>OUT1</sub>	2	7 \	$V_{IN}$	V <sub>OUT1</sub> 2		7 V <sub>IN</sub>
GND Bypass			V <sub>OUT2</sub> SHDN2	GND 3 Bypass 4		6 V <sub>OUT2</sub> 5 SHDN2

### **Functional Block Diagrams**



### **Typical Application Circuits**



# 1.0 ELECTRICAL CHARACTERISTICS

### **Absolute Maximum Ratings †**

V <sub>DD</sub> 6.5\
Maximum Voltage on Any Pin $(V_{SS} - 0.3)$ to $(V_{IN} + 0.3)$
Power DissipationInternally Limited (Note 7
Storage temperature65°C to +150°C
Maximum Junction Temperature, T <sub>J</sub> +150°C
Continuous Operating Temperature Range40°C to +125°C
ESD protection on all pins, HBM, MM 4 kV, 400

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### DC CHARACTERISTICS

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \ \mu\text{A}$ ,  $C_{IN} = 4.7 \ \mu\text{F}$ ,  $C_{OUT1} = C_{OUT2} = 1 \ \mu\text{F}$ ,  $C_{BYPASS} = 10 \ n\text{F}$ ,  $\overline{SHDN} > V_{IH}$ ,  $T_A = +25 \ \text{C}$ .

Boldface type specifications apply for junction temperatures of -40°C to +125°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Operating Voltage	V <sub>IN</sub>	2.7	_	6.0	V	Note 1
Maximum Output Current	I <sub>OUT1Max</sub>	300		_	mA	V <sub>IN</sub> = 2.7V to 6.0V <b>(Note 1)</b>
Maximum Output Current	I <sub>OUT2Max</sub>	150	1	_	mA	V <sub>IN</sub> = 2.7V to 6.0V <b>(Note 1)</b>
Output Voltage Tolerance (V <sub>OUT1</sub> and V <sub>OUT2</sub> )	V <sub>OUT</sub>	V <sub>R</sub> – 2.5	V <sub>R</sub> ±0.5	V <sub>R</sub> + 2.5	%	Note 2
Temperature Coefficient (V <sub>OUT1</sub> and V <sub>OUT2</sub> )	TCV <sub>OUT</sub>		25		ppm/°C	Note 3
Line Regulation (V <sub>OUT1</sub> and V <sub>OUT2</sub> )	$\Delta V_{OUT}/$ $\Delta V_{IN}$		0.02	0.2	%/V	$(V_R + 1V) \le V_{IN} \le 6V$
Load Regulation, $V_{OUT} \ge 2.5V$ ( $V_{OUT1}$ and $V_{OUT2}$ )	ΔV <sub>OUT</sub> / V <sub>OUT</sub>	-1	0.1	+1	%	I <sub>OUTX</sub> = 0.1 mA to I <sub>OUTMax</sub> (Note 4)
Load Regulation, V <sub>OUT</sub> < 2.5V (V <sub>OUT1</sub> and V <sub>OUT2</sub> )	ΔV <sub>OUT</sub> / V <sub>OUT</sub>	-1.5	0.1	+1.5	%	I <sub>OUTX</sub> = 0.1 mA to I <sub>OUTMax</sub> (Note 4)
Thermal Regulation	$\Delta V_{OUT}/\Delta P_{D}$	_	0.04		%/W	Note 5
Dropout Voltage (Note 6)						
$V_{OUT1} \ge 2.7V$	V <sub>IN</sub> – V <sub>OUT</sub>	_	104	180	mV	I <sub>OUT1</sub> = 300 mA
$V_{OUT2} \ge 2.6V$	$V_{IN} - V_{OUT}$	_	150	250	mV	I <sub>OUT2</sub> = 150 mA
Supply Current						
TC1301A	I <sub>IN(A)</sub>	_	103	180	μΑ	$\overline{SHDN2} = V_{IN}, V_{DET} = OPEN,$ $I_{OUT1} = I_{OUT2} = 0 \text{ mA}$
TC1301B	I <sub>IN(B)</sub>	_	114	180	μΑ	$\overline{SHDN1} = \overline{SHDN2} = V_{IN},$ $I_{OUT1} = I_{OUT2} = 0 \text{ mA}$

- **Note** 1: The minimum  $V_{IN}$  has to meet two conditions:  $V_{IN} \ge 2.7V$  and  $V_{IN} \ge V_R + V_{DROPOUT}$ .
  - 2: V<sub>R</sub> is defined as the higher of the two regulator nominal output voltages (V<sub>OUT1</sub> or V<sub>OUT2</sub>).
  - 3:  $TCV_{OUT} = ((V_{OUTmax} V_{OUTmin}) * 10^6)/(V_{OUT} * \Delta T).$
  - 4: Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
  - 5: Thermal regulation is defined as the change in output voltage at a time t after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a current pulse equal to I<sub>LMAX</sub> at V<sub>IN</sub> = 6V for t = 10 ms.
  - **6:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its value measured at a 1V differential.
  - 7: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction-to-air (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.

### DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \,\mu\text{A}$ ,  $C_{IN} = 4.7 \,\mu\text{F}$ ,  $C_{OUT1} = C_{OUT2} = 1 \,\mu\text{F}$ ,  $C_{BYPASS} = 10 \,\text{nF}$ ,  $\overline{SHDN} > V_{IH}$ ,  $T_A = +25 \,^{\circ}\text{C}$ .

Boldface type specifications apply for junction temperatures of -40°C to +125°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Shutdown Supply Current TC1301A	I <sub>IN_SHDNA</sub>	_	58	90	μΑ	SHDN2 = GND, V <sub>DET</sub> = OPEN
Shutdown Supply Current TC1301B	I <sub>IN_SHDNB</sub>		0.1	1	μA	SHDN1 = SHDN2 = GND
Power Supply Rejection Ratio	PSRR		58	I	dB	$f \le 100 \text{ Hz}$ , $I_{OUT1} = I_{OUT2} = 50 \text{ mA}$ , $C_{IN} = 0 \mu\text{F}$
Output Noise	eN	_	830	_	nV/(Hz) <sup>½</sup>	$f \le 1 \text{ kHz}$ , $I_{OUT1} = I_{OUT2} = 50 \text{ mA}$ , $C_{IN} = 0 \mu\text{F}$
Output Short-Circuit Current (Ave	rage)					
V <sub>OUT1</sub>	I <sub>OUTsc</sub>	_	200	_	mA	$R_{LOAD1} \le 1\Omega$
V <sub>OUT2</sub>	I <sub>OUTsc</sub>	_	140	_	mA	$R_{LOAD2} \le 1\Omega$
SHDN Input High Threshold	$V_{IH}$	45	_	_	%V <sub>IN</sub>	$V_{IN} = 2.7V \text{ to } 6.0V$
SHDN Input Low Threshold	$V_{IL}$	_	_	15	%V <sub>IN</sub>	$V_{IN} = 2.7V \text{ to } 6.0V$
Wake-Up Time (From SHDN mode), (V <sub>OUT2</sub> )	t <sub>WK</sub>	l	5.3	20	μs	$V_{IN}$ = 5V, $I_{OUT1}$ = $I_{OUT2}$ = 30 mA, See Figure 5-1
Settling Time (From SHDN mode), (V <sub>OUT2</sub> )	t <sub>S</sub>	١	50	ı	μs	$V_{IN} = 5V$ , $I_{OUT1} = I_{OUT2} = 50$ mA, See Figure 5-2
Thermal Shutdown Die Temperature	T <sub>SD</sub>		150		°C	$V_{IN} = 5V$ , $I_{OUT1} = I_{OUT2} = 100 \mu A$
Thermal Shutdown Hysteresis	T <sub>HYS</sub>	_	10	_	°C	V <sub>IN</sub> = 5V
Voltage Range	V <sub>DET</sub>	1.0 <b>1.2</b>		6.0 <b>6.0</b>	V	$T_A = 0$ °C to +70°C $T_A = -40$ °C to +125°C
RESET Threshold	$V_{TH}$	-1.4 <b>-2.8</b>		+1.4 <b>+2.8</b>	% %	T <sub>A</sub> = -40°C to +125°C
RESET Threshold Tempco	$\Delta V_{TH}/\Delta T$	_	30	_	ppm/°C	
V <sub>DET</sub> RESET Delay	t <sub>RPD</sub>	_	180	_	μs	$V_{DET} = V_{TH}$ to $(V_{TH} - 100 \text{ mV})$ , See Figure 5-3
RESET Active Time-out Period	t <sub>RPU</sub>	140	300	560	ms	$V_{DET} = V_{TH}$ - 100 mV to $V_{TH}$ + 100 mV, $I_{SINK} = 1.2$ mA, <b>See Figure 5-3</b> .
RESET Output Voltage Low	V <sub>OL</sub>	_	_	0.2	V	$V_{DET} = V_{THmin}$ , $I_{SINK} = 1.2$ mA, $I_{SINK} = 100$ µA for $V_{DET} < 1.8$ V, See Figure 5-3
RESET Output Voltage High	V <sub>OH</sub>	0.9 V <sub>DET</sub>	_	_	V	$V_{DET} > V_{THmax}$ , $I_{SOURCE} = 500 \mu A$ , See Figure 5-3

- **Note** 1: The minimum  $V_{IN}$  has to meet two conditions:  $V_{IN} \ge 2.7V$  and  $V_{IN} \ge V_R + V_{DROPOUT}$ .
  - 2: V<sub>R</sub> is defined as the higher of the two regulator nominal output voltages (V<sub>OUT1</sub> or V<sub>OUT2</sub>).
  - 3:  $TCV_{OUT} = ((V_{OUTmax} V_{OUTmin}) * 10^6)/(V_{OUT} * \Delta T).$
  - 4: Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
  - 5: Thermal regulation is defined as the change in output voltage at a time t after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a current pulse equal to I<sub>LMAX</sub> at V<sub>IN</sub> = 6V for t = 10 ms.
  - **6:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its value measured at a 1V differential.
  - 7: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction-to-air (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.


## **TEMPERATURE SPECIFICATIONS**

<b>Electrical Specifications:</b> Unless otherwise indicated, all limits are specified for: V <sub>IN</sub> = +2.7V to +6.0V.						
Parameters	Sym	Min	Тур	Max	Units	Conditions
Temperature Ranges						
Operating Junction Temperature Range	T <sub>A</sub>	-40		+125	°C	Steady State
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C	
Maximum Junction Temperature	$T_J$	_	_	+150	°C	Transient
Thermal Package Resistances						
Thermal Resistance, MSOP8	$\theta_{JA}$	_	208	_	°C/W	Typical 4-Layer Board
Thermal Resistance, DFN8	$\theta_{JA}$	_	41	_	°C/W	Typical 4-Layer Board with Vias

### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \mu A$ ,  $C_{IN} = 4.7 \mu F$ ,  $C_{OUT1} = C_{OUT2} = 1 \mu F$  (X5R or X7R),  $C_{BYPASS} = 0 pF$ ,  $\overline{SHDN1} = \overline{SHDN2} > V_{IH}$ . For the TC1301A,  $V_{DET} = V_{OUT1}$ ,  $\overline{RESET} = OPEN$ ,  $T_A = +25^{\circ}C$ .



**FIGURE 2-1:** Quiescent Current vs. Input Voltage.





FIGURE 2-2: SHDN Voltage Threshold vs. Input Voltage.



**FIGURE 2-3:** Quiescent Current vs. Junction Temperature.




FIGURE 2-4: Output Voltage vs. Input Voltage.






FIGURE 2-5: Output Voltage vs. Input Voltage.




**FIGURE 2-6:** Dropout Voltage vs. Output Current (V<sub>OUT1</sub>).


 $\begin{aligned} \textbf{Note:} & \text{ Unless otherwise } & \text{ indicated, } V_{\text{IN}} = V_{\text{R}} + 1\text{V, } I_{\text{OUT1}} = I_{\text{OUT2}} = 100 \ \mu\text{A}, C_{\text{IN}} = 4.7 \ \mu\text{F, } C_{\text{OUT1}} = C_{\text{OUT2}} = 1 \ \mu\text{F} \ (\text{X5R or X7R}), \\ C_{\text{BYPASS}} = 0 \ \text{pF, } & \overline{\text{SHDN1}} = \overline{\text{SHDN2}} > V_{\text{IH}}. \ \text{For the TC1301A, } V_{\text{DET}} = V_{\text{OUT1}}, \\ & \overline{\text{RESET}} = \text{OPEN, } T_{\text{A}} = +25^{\circ}\text{C}. \end{aligned}$ 




**FIGURE 2-7:** Dropout Voltage vs. Junction Temperature (V<sub>OUT1</sub>).




**FIGURE 2-8:** Dropout Voltage vs. Output Current (V<sub>OUT2</sub>).




**FIGURE 2-9:** Dropout Voltage vs. Junction Temperature  $(V_{OUT2})$ .



**FIGURE 2-10:**  $V_{OUT1}$  and  $V_{OUT2}$  Load Regulation vs. Junction Temperature.




**FIGURE 2-11:**  $V_{OUT1}$  and  $V_{OUT2}$  Line Regulation vs. Junction Temperature.




**FIGURE 2-12:** V<sub>OUT1</sub> vs. Junction Temperature.


Note: Unless otherwise indicated,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \mu A$ ,  $C_{IN} = 4.7 \mu F$ ,  $C_{OUT1} = C_{OUT2} = 1 \mu F$  (X5R or X7R),  $C_{BYPASS} = 0 pF$ ,  $\overline{SHDN1} = \overline{SHDN2} > V_{IH}$ . For the TC1301A,  $V_{DET} = V_{OUT1}$ ,  $\overline{RESET} = OPEN$ ,  $T_A = +25^{\circ}C$ .




**FIGURE 2-13:** V<sub>OUT1</sub> vs. Junction Temperature.




**FIGURE 2-14:** V<sub>OUT2</sub> vs. Junction Temperature.




**FIGURE 2-15:** V<sub>OUT2</sub> vs. Junction Temperature.



**FIGURE 2-16:** I<sub>DET</sub> current vs. Junction Temperature.




**FIGURE 2-17:** RESET Active Time vs. Junction Temperature.




**FIGURE 2-18:**  $V_{DET}$  Trip Point vs. Junction Temperature.


Note: Unless otherwise indicated,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \mu A$ ,  $C_{IN} = 4.7 \mu F$ ,  $C_{OUT1} = C_{OUT2} = 1 \mu F$  (X5R or X7R),  $C_{BYPASS} = 0 pF$ ,  $\overline{SHDN1} = \overline{SHDN2} > V_{IH}$ . For the TC1301A,  $V_{DET} = V_{OUT1}$ ,  $\overline{RESET} = OPEN$ ,  $T_A = +25^{\circ}C$ .




**FIGURE 2-19:** Power Supply Rejection Ratio vs. Frequency (without bypass capacitor).




**FIGURE 2-20:** Power Supply Rejection Ratio vs. Frequency (with bypass capacitor).




**FIGURE 2-21:**  $V_{OUT1}$  and  $V_{OUT2}$  Noise vs. Frequency (without bypass capacitor).



**FIGURE 2-22:**  $V_{OUT1}$  and  $V_{OUT2}$  Noise vs. Frequency (with bypass capacitor).




**FIGURE 2-23:**  $V_{OUT1}$  and  $V_{OUT2}$  Power-up from Shutdown TC1301B.



**FIGURE 2-24:** V<sub>OUT2</sub> Power-up from Shutdown Input TC1301A.

 $\begin{aligned} \textbf{Note:} \ \ & \textbf{Unless otherwise indicated}, \ \ & \textbf{V}_{IN} = \textbf{V}_R + 1 \textbf{V}, \ \textbf{I}_{OUT1} = \textbf{I}_{OUT2} = 100 \ \mu\text{A}, \ \ & \textbf{C}_{IN} = 4.7 \ \mu\text{F}, \ \textbf{C}_{OUT1} = \textbf{C}_{OUT2} = 1 \ \mu\text{F} \ (X5R \ or \ X7R), \\ & \textbf{C}_{BYPASS} = 0 \ \text{pF}, \ & \overline{\textbf{SHDN1}} = \overline{\textbf{SHDN2}} > \textbf{V}_{IH}. \ \ \text{For the TC1301A}, \ \ & \textbf{V}_{DET} = \textbf{V}_{OUT1}, \ \overline{\textbf{RESET}} = \textbf{OPEN}, \ \ & \textbf{T}_A = +25^{\circ}\text{C}. \end{aligned}$ 



**FIGURE 2-25:**  $V_{OUT1}$  and  $V_{OUT2}$  Power-up from Input Voltage TC1301B.







FIGURE 2-26: Dynamic Line Response.




**FIGURE 2-27:** 300 mA Dynamic Load Step V<sub>OUT1</sub>.



**FIGURE 2-28:** 150 mA Dynamic Load Step V<sub>OUT2</sub>.




**FIGURE 2-29:** RESET Power-Up From  $V_{IN}$  TC1301B.




**FIGURE 2-30:** TC1301A RESET Power-Down.

 $\begin{aligned} \textbf{Note:} & \text{ Unless otherwise } \underline{\text{ indicated}}, \ V_{\text{IN}} = V_{\text{R}} + 1V, \ I_{\text{OUT1}} = I_{\text{OUT2}} = 100 \ \mu\text{A}, \ C_{\text{IN}} = 4.7 \ \mu\text{F}, \ C_{\text{OUT1}} = C_{\text{OUT2}} = 1 \ \mu\text{F} \ (\text{X5R or X7R}), \\ C_{\text{BYPASS}} = 0 \ \text{pF}, \ \overline{\text{SHDN1}} = \overline{\text{SHDN2}} > V_{\text{IH}}. \ \text{For the TC1301A}, \ V_{\text{DET}} = V_{\text{OUT1}}, \ \overline{\text{RESET}} = \text{OPEN}, \ T_{\text{A}} = +25^{\circ}\text{C}. \end{aligned}$ 



**FIGURE 2-31:** RESET Output Voltage Low vs. Junction Temperature.



**FIGURE 2-32:** RESET Output Voltage High vs. Junction Temperature.

### 3.0 TC1301A PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: TC1301A PIN FUNCTION TABLE

Pin No.	Name	Function
1	RESET	Push-pull output pin that will remain low while $V_{DET}$ is below the reset threshold and for 300 ms after $V_{DET}$ rises above the reset threshold.
2	V <sub>OUT1</sub>	Regulated output voltage #1 capable of 300 mA.
3	GND	Circuit ground pin.
4	Bypass	Internal reference bypass pin. A 10 nF external capacitor can be used to further reduce output noise and improve PSRR performance.
5	SHDN2	Output #2 shutdown control Input.
6	V <sub>OUT2</sub>	Regulated output voltage #2 capable of 150 mA.
7	V <sub>IN</sub>	Unregulated input voltage pin.
8	$V_{DET}$	Input pin for Voltage Detector (V <sub>DET</sub> ).

### 3.1 RESET Output Pin

The push-pull output pin is used to monitor the voltage on the  $V_{DET}$  pin. If the  $V_{DET}$  voltage is less than the threshold voltage, the  $\overline{RESET}$  output will be held in the low state. As the  $V_{DET}$  pin rises above the threshold, the  $\overline{RESET}$  output will remain in the low state for 300 ms and then change to the high state, indicating that the voltage on the  $V_{DET}$  pin is above the threshold.

# 3.2 Regulated Output Voltage #1 (V<sub>OUT1</sub>)

Connect  $V_{OUT1}$  to the positive side of the  $V_{OUT1}$  capacitor and load. It is capable of 300 mA maximum output current.  $V_{OUT1}$  output is available when  $V_{IN}$  is available; there is no pin to turn it  $\overline{OFF}$ . See TC1301B if  $\overline{ON/OFF}$  control of  $V_{OUT1}$  is desired.

### 3.3 Circuit Ground Pin (GND)

Connect GND to the negative side of the input and output capacitor. Only the LDO internal circuitry bias current flows out of this pin (200 µA maximum).

### 3.4 Reference Bypass Input

By connecting an external 10 nF capacitor (typical) to the bypass input, both outputs ( $V_{OUT1}$  and  $V_{OUT2}$ ) will have less noise and improved Power Supply Ripple Rejection (PSRR) performance. The LDO output voltage start-up time will increase with the addition of an external bypass capacitor. By leaving this pin unconnected, the start-up time will be minimized.

# 3.5 Output Voltage #2 Shutdown (SHDN2)

ON/OFF control is performed by connecting SHDN2 to its proper level. When the input of this pin is connected to a voltage less than 15% of  $V_{IN}$ ,  $V_{OUT2}$  will be  $\overline{OFF}$ . If this pin is connected to a voltage that is greater than 45% of  $V_{IN}$ ,  $V_{OUT2}$  will be turned ON.

# 3.6 Regulated Output Voltage #2 (V<sub>OUT2</sub>)

Connect  $V_{OUT2}$  to the positive side of the  $V_{OUT2}$  capacitor and load. This pin is capable of a maximum output current of 150 mA.  $V_{OUT2}$  can be turned ON and  $\overline{OFF}$  using  $\overline{SHDN2}$ .

# 3.7 Unregulated Input Voltage Pin (V<sub>IN</sub>)

Connect the unregulated input voltage source to  $V_{\text{IN}}$ . If the input voltage source is located more than several inches away, or is a battery, a typical input capacitance of 1  $\mu\text{F}$  to 4.7  $\mu\text{F}$  is recommended.

# 3.8 Input Pin for Voltage Detector (V<sub>DET</sub>)

The voltage on the input of  $V_{DET}$  is compared with the preset  $V_{DET}$  threshold voltage. If the voltage is below the threshold, the  $\overline{RESET}$  output will  $\underline{be}$  low. If the voltage is above the  $V_{DET}$  threshold, the  $\overline{RESET}$  output will be high after the  $\overline{RESET}$  time period. The  $I_{DET}$  supply current is typically 9  $\mu A$  at room temperature, with  $V_{DET} = 3.8 V$ .

### 4.0 TC1301B PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 4-1.

TABLE 4-1: TC1301B PIN FUNCTION TABLE

Pin No.	Name	Function
1	RESET	Push-pull output pin that will remain low while $V_{DET}$ is below the reset threshold and for 300 ms after $V_{OUT1}$ rises above the reset threshold
2	V <sub>OUT1</sub>	Regulated output voltage #1 capable of 300 mA
3	GND	Circuit ground pin
4	Bypass	Internal reference bypass pin. A 10 nF external capacitor can be used to further reduce output noise and improve PSRR performance
5	SHDN2	Output #2 shutdown control Input
6	V <sub>OUT2</sub>	Regulated output voltage #2 capable of 150 mA
7	V <sub>IN</sub>	Unregulated input voltage pin
8	SHDN1	Output #1 shutdown control input

### 4.1 RESET Output Pin

The push-pull output pin is used to monitor the output voltage ( $\frac{V_{OUT1}}{I}$ ). If  $V_{OUT1}$  is less than the threshold voltage, the RESET output will be held in the low state. As  $V_{OUT1}$  rises above the threshold, the RESET output will remain in the low state for 300 ms and then change to the high state, indicating that the voltage on  $V_{OUT1}$  is above the threshold.

# 4.2 Regulated Output Voltage #1 (V<sub>OUT1</sub>)

Connect  $V_{OUT1}$  to the positive side of the  $V_{OUT1}$  capacitor and load. It is capable of 300 mA maximum output current. For the  $\underline{TC1301}B$ ,  $V_{OUT1}$  can be turned ON and  $\overline{OFF}$  using the  $\overline{SHDN1}$  input pin.

### 4.3 Circuit Ground Pin (GND)

Connect GND to the negative side of the input and output capacitor. Only the LDO internal circuitry bias current flows out of this pin (200 µA maximum).

### 4.4 Reference Bypass Input

By connecting an external 10 nF capacitor (typical) to bypass, both outputs ( $V_{OUT1}$  and  $V_{OUT2}$ ) will have less noise and improved Power Supply Ripple Rejection (PSRR) performance. The LDO output voltage start-up time will increase with the addition of an external bypass capacitor. By leaving this pin unconnected, the start-up time will be minimized.

# 4.5 Output Voltage #2 Shutdown (SHDN2)

ON/OFF control is performed by connecting SHDN2 to its proper level. When this pin is connected to a voltage less than 15% of  $V_{IN}$ ,  $V_{OUT2}$  will be  $\overline{OFF}$ . If this pin is connected to a voltage that is greater than 45% of  $V_{IN}$ ,  $V_{OUT2}$  will be turned ON.

# 4.6 Regulated Output Voltage #2 (V<sub>OUT2</sub>)

Connect  $V_{OUT2}$  to the positive side of the  $V_{OUT2}$  capacitor and load. This pin is capable of a maximum output current of 150 mA.  $V_{OUT2}$  can be turned ON and  $\overline{OFF}$  using  $\overline{SHDN2}$ .

# 4.7 Unregulated Input Voltage Pin (V<sub>IN</sub>)

Connect the unregulated input voltage source to  $V_{\text{IN}}$ . If the input voltage source is located more than several inches away or is a battery, a typical minimum input capacitance of 1  $\mu\text{F}$  and 4.7  $\mu\text{F}$  is recommended.

# 4.8 Output Voltage #1 Shutdown (SHDN1)

ON/ $\overline{\text{OFF}}$  control is performed by connecting  $\overline{\text{SHDN1}}$  to its proper level. When this pin is connected to a voltage less than 15% of V<sub>IN</sub>, V<sub>OUT1</sub> will be  $\overline{\text{OFF}}$ . If this pin is connected to a voltage that is greater than 45% of V<sub>IN</sub>, V<sub>OUT1</sub> will be turned ON.

### 5.0 DETAILED DESCRIPTION

### 5.1 Device Overview

The TC1301A/B is a combination device consisting of one 300 mA LDO regulator with a fixed output voltage,  $V_{OUT1}$  (1.5V – 3.3V), one 150 mA LDO regulator with a fixed output voltage,  $V_{OUT2}$  (1.5V – 3.3V), and a microcontroller voltage monitor/RESET (2.2V to 3.2V).

For the TC1301A, the 300 mA output  $(V_{OUT1})$  is always present, independent of the level of SHDN2. The 150 mA output  $(V_{OUT2})$  can be turned on/off by controlling the level of SHDN2.

For the TC1301B,  $V_{OUT1}$  and  $V_{OUT2}$  each have independent shutdown input pins (SHDN1 and SHDN2) to control their respective outputs. In the case of the TC1301B, the voltage detect input of the microcontroller RESET function is internally connected to the  $V_{OUT1}$  output of the device.

### 5.2 LDO Output #1

LDO output #1 is rated for 300 mA of output current. The typical dropout voltage for  $V_{OUT1}$  = 104 mV @ 300 mA. A 1  $\mu F$  (minimum) output capacitor is needed for stability and should be located as close to the  $V_{OUT1}$  pin and ground as possible.

### 5.3 LDO Output #2

LDO output #2 is rated for 150 mA of output current. The typical dropout voltage for  $V_{OUT2}$  = 150 mV. A 1  $\mu$ F (minimum) capacitor is needed for stability and should be located as close to the  $V_{OUT2}$  pin and ground as possible.

### 5.4 RESET Output

The  $\overline{\text{RESET}}$  output is used to detect whether the level on the input of V<sub>DET</sub> (TC1301A) or V<sub>OUT1</sub> (TC1301B) is above or below a preset threshold. If the voltage detected is below the preset threshold, the  $\overline{\text{RESET}}$  output is capable of sinking 1.2 mA (V<sub>RESET</sub> < 0.2V maximum). Once the voltage being monitored is above the preset threshold, the  $\overline{\text{RESET}}$  output pin will transition from a logic-low to a logic-high after a 300 ms delay. The  $\overline{\text{RESET}}$  output is a push-pull configuration and will actively pull the  $\overline{\text{RESET}}$  output up to V<sub>DET</sub> when not in  $\overline{\text{RESET}}$ .

### 5.5 Input Capacitor

Low input source impedance is necessary for the two LDO outputs to operate properly. When operating from batteries or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of 1.0  $\mu F$  to 4.7  $\mu F$  is recommended for most applications. When using large capacitors on the LDO outputs, larger capacitance is recommended on the LDO input. The capacitor should be placed as close to the input of

the LDO as is practical. Larger input capacitors will help reduce the input impedance and further reduce any high-frequency noise on the input and output of the LDO.

### 5.6 Output Capacitor

A minimum output capacitance of 1 µF for each of the TC1301A/B LDO outputs is necessary for stability. Ceramic capacitors are recommended because of their size, cost and environmental robustness qualities. Electrolytic (Tantalum or Aluminum) capacitors can be used on the LDO outputs as well. The Equivalent Series Resistance (ESR) requirements on the electrolytic output capacitors are between 0 and 2 ohms. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials, X7R and X5R, have low temperature coefficients and are well within the acceptable ESR range required. A typical 1 uF X5R 0805 capacitor has an ESR of 50 milliohms. Larger LDO output capacitors can be used with the TC1301A/B to improve dynamic performance and power supply ripple rejection performance. A maximum of 10 µF is recommended. Aluminum electrolytic capacitors are not recommended for low temperature applications of < -25°C.

### 5.7 Bypass Input

The bypass pin is connected to the internal LDO reference. By adding capacitance to this pin, the LDO ripple rejection, input voltage transient response and output noise performance are all increased. A typical bypass capacitor between 470 pF to 10 nF is recommended. Larger bypass capacitors can be used, but results in a longer time-period for the LDO outputs to reach their rated output voltage when started from  $\overline{\rm SHDN}$  or  $V_{\rm IN}$ .

#### 5.8 GND

For the optimal noise and PSRR performance, the GND pin of the TC1301A/B should be tied to a quiet circuit ground. For applications that have switching or noisy inputs, tie the GND pin to the return of the output capacitor. Ground planes help lower inductance and voltage spikes caused by fast transient load currents and are recommended for applications that are subjected to fast load transients.

### 5.9 SHDN1/SHDN2 Operation

The TC1301A  $\overline{SHDN2}$  pin is used to turn  $V_{OUT2}$  ON and  $\overline{OFF}$ . A logic-high level on  $\overline{SHDN2}$  will enable the  $V_{OUT2}$  output, while a logic-low on the  $\overline{SHDN2}$  pin will disable the  $V_{OUT2}$  output. For the TC1301A,  $V_{OUT1}$  is not affected by  $\overline{SHDN2}$  and will be enabled as long as the input voltage is present.

The TC1301B  $\overline{\text{SHDN1}}$  and  $\overline{\text{SHDN2}}$  pins are used to turn  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  ON and  $\overline{\text{OFF}}$ . They operate independent of each other.

### 5.10 TC1301A SHDN2 Timing

 $V_{OUT1}$  will rise independent of the level of  $\overline{SHDN2}$  for the TC1301A. Figure 5-1 is used to define the wake-up time from shutdown ( $t_{WK}$ ) and the settling time ( $t_S$ ). The wake-up time is dependent upon the frequency of operation. The faster the  $\overline{SHDN}$  pin is pulsed, the shorter the wake-up time will be.




FIGURE 5-1: TC1301A Timing.

## 5.11 TC1301B SHDN1 / SHDN2 Timing

For the TC1301B, the  $\overline{SHDN1}$  input pin is used to control  $V_{OUT1}$ . The  $\overline{SHDN2}$  input pin is used to control  $V_{OUT2}$ , independent of the logic input on  $\overline{SHDN1}$ .




FIGURE 5-2: TC1301B Timing.

### 5.12 V<sub>DET</sub> and RESET Operation

The TC1301A/B integrates an independent voltage reset monitor that can be used for low-battery input voltage detection or a microprocessor Power-On Reset (POR) function. The input voltage for the detector is different for the TC1301A than it is for the TC1301B. For the TC1301A, the input voltage to the detector is pin 8 (V<sub>DFT</sub>). For the TC1301B, the input voltage to the detector is internally connected to the output of LDO #1 (VOLIT1). The detected voltage is sensed and compared to an internal threshold. When the voltage on the V<sub>DET</sub> pin is below the threshold voltage, the RESET output pin is low. When the voltage on  $\underline{\text{the V}_{\text{DET}}}$  pin rises above the voltage threshold, the RESET output will remain low for typically 300 ms (RESET time-out period). After the RESET time-out period, the RESET output voltage will transition from the low output state to the high output state if the detected voltage pin remains above the threshold voltage.

The  $\overline{\text{RESET}}$  output will be driven low within 180  $\mu$ s of  $V_{DET}$  going below the  $\overline{\text{RESET}}$  voltage threshold. The  $\overline{\text{RESET}}$  output will remain valid for detected voltages greater than 1.2V overtemperature.

### 5.13 TC1301A RESET Timing

Figure 5-3 shows the  $\overline{\text{RESET}}$  timing waveforms for the TC1301A. This diagram is also used to define the  $\overline{\text{RESET}}$  active time-out period ( $t_{RPU}$ ) and the  $V_{DET}$  RESET delay time ( $t_{RPD}$ ).




FIGURE 5-3: TC1301A RESET Timing.

### 5.14 TC1301B RESET Timing

The timing waveforms for the TC1301B  $\overline{\text{RESET}}$  output are shown in Figure 5-4. Note that the RESET threshold input for the TC1301B is  $V_{OUT1}$ . The  $V_{OUT1}$  to  $\overline{\text{RESET}}$  threshold detector connection is made internal in the case of the TC1301B.




FIGURE 5-4: TC1301B RESET Timing.

### 5.15 Device Protection

### 5.15.1 OVERCURRENT LIMIT

In the event of a faulted output load, the maximum current the LDO output will permit to flow is limited internally for each of the TC1301A/B outputs. The peak current limit for  $V_{OUT1}$  is typically 1.1A, while the peak current limit for  $V_{OUT2}$  is typically 0.5A. During short-circuit operation, the average current is limited to 200  $\underline{\text{mA}}$  for  $V_{OUT1}$  and 140 mA for  $V_{OUT2}$ .The  $V_{DET}$  and  $\overline{\text{RESET}}$  circuit will continue to operate in the event of an overcurrent on either output for the TC1301A. The voltage detect and  $\overline{\text{RESET}}$  circuit will continue to operate in the event of an overcurrent on  $V_{OUT1}$  for the  $\overline{\text{TC1301B}}$ . In the event of an overcurrent on  $V_{OUT1}$ , the  $\overline{\text{RESET}}$  will detect the absence of  $V_{OUT1}$ .


# 5.15.2 OVERTEMPERATURE PROTECTION

If the internal power dissipation within the TC1301A/B is excessive due to a faulted load or higher-than-specified line voltage, an internal temperature-sensing element will prevent the junction temperature from exceeding approximately 150°C. If the junction temperature does reach 150°C, both outputs will be disabled until the junction temperature cools to approximately 140°C. The device will resume normal operation. If the internal power dissipation continues to be excessive, the device will again shut off. The V<sub>DET</sub> and RESET circuit will continue to operate normally during an overtemperature fault condition for both the TC1301A and TC1301B.

### 6.0 APPLICATION CIRCUITS/ ISSUES

### 6.1 Typical Application

The TC1301A/B is used for applications that require the integration of two LDO's and a microcontroller RESET.



**FIGURE 6-1:** Typical Application Circuit TC1301A/B.

### 6.1.1 APPLICATION INPUT CONDITIONS

Package Type = 3X3DFN8

Input Voltage Range = 2.7V to 4.2V

 $V_{IN}$  maximum = 4.2V

 $V_{IN}$  typical = 3.6V

 $V_{OLIT1} = 300 \text{ mA maximum}$ 

 $V_{OUT2} = 150 \text{ mA maximum}$ 

System  $\overline{RESET}$  Load = 10 k $\Omega$ 

### 6.2 Power Calculations

### 6.2.1 POWER DISSIPATION

The internal power dissipation within the TC1301A/B is a function of input voltage, output voltage, output current and quiescent current. The following equation can be used to calculate the internal power dissipation for each LDO.

#### **EQUATION 6-1:**

$$P_{LDO} = (V_{IN(MAX)}) - V_{OUT(MIN)}) \times I_{OUT(MAX)}$$

P<sub>LDO</sub> = LDO Pass device internal power

dissipation

 $V_{IN(MAX)}$  = Maximum input voltage

V<sub>OUT(MIN)</sub>= LDO minimum output voltage

In addition to the LDO pass element power dissipation, there is power dissipation within the TC1301A/B as a result of quiescent or ground current. The power dissipation as a result of the ground current can be calculated using the following equation. The  $V_{\text{IN}}$  pin quiescent current and the  $V_{\text{DET}}$  pin current are both considered. The  $V_{\text{IN}}$  current is a result of LDO quiescent current, while the  $V_{\text{DET}}$  current is a result of the voltage detector current.

#### **EQUATION 6-2:**

$$P_{I(GND)} = V_{IN(MAX)} \times (I_{VIN} + I_{VDET})$$

 $P_{I(GND)}$  = Total current in ground pin.

 $V_{IN(MAX)}$  = Maximum input voltage.

 $I_{VIN}$  = Current flowing in the  $V_{IN}$  pin with no

output current on either LDO output.

 $I_{VDET} = \underline{Current}$  in the  $V_{DET}$  pin with

RESET loaded.

The total power dissipated within the TC1301A/B is the sum of the power dissipated in both of the LDO's and the  $P(I_{GND})$  term. Because of the CMOS construction, the typical  $I_{GND}$  for the TC1301A/B is 116  $\mu A$ . Operating at a maximum of 4.2V results in a power dissipation of 0.5 milliWatts. For most applications, this is small compared to the LDO pass device power dissipation and can be neglected.

The maximum continuous operating junction temperature specified for the TC1301A/B is 125°C. To estimate the internal junction temperature of the TC1301A/B, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient (R $\theta_{JA}$ ) of the device. The thermal resistance from junction to ambient for the 3X3DFN8 pin package is estimated at 41° C/W.

### **EQUATION 6-3:**

$$T_{J(MAX)} = P_{TOTAL} \times R\theta_{JA} + T_{AMAX}$$

 $T_{J(MAX)}$  = Maximum continuous junction

temperature.

P<sub>TOTAL</sub> = Total device power dissipation.

 $\theta_{\text{JA}}$  = Thermal resistance from junction-to-

ambient.

 $T_{AMAX}$  = Maximum ambient temperature.

The maximum power dissipation capability for a package can be calculated given the junction to ambient thermal resistance and the maximum ambient temperature for the application. The following equation can be used to determine the package maximum internal power dissipation.

#### **EQUATION 6-4:**

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R\theta_{JA}}$$

 $P_{D(MAX)}$  = Maximum device power dissipation.

 $T_{J(MAX)}$  = Maximum continuous junction

temperature.

 $T_{A(MAX)}$  = Maximum ambient temperature.

 $\hat{\theta}_{JA}$  = Thermal resistance from junction-to-

ambient.

### **EQUATION 6-5:**

$$T_{J(RISE)} = P_{D(MAX)} \times R\theta_{JA}$$

 $T_{J(RISE)}$  = Rise in device junction temperature over the ambient temperature.

 $P_{D(MAX)}$ = Maximum device power dissipation.

 $R\theta_{JA}$  = Thermal resistance from junction-to-

ambient.

#### **EQUATION 6-6:**

$$T_J = T_{J(RISE)} + T_A$$

 $T_{.1}$  = Junction Temperature.

 $T_{J(RISE)}$ = Rise in device junction temperature

over the ambient temperature.

 $T_A$  = Ambient Temperature.

### 6.3 Typical Application

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation are calculated in the following example. The power dissipation as a result of ground current is small enough to be neglected.

#### 6.3.1 POWER DISSIPATION EXAMPLE

### **Package**

Package Type 3X3DFN8

Input Voltage

 $V_{IN} = 2.7V \text{ to } 4.2V$ 

### **LDO Output Voltages and Currents**

 $V_{OLIT1} = 2.8V$ 

 $I_{OUT1} = 300 \text{ mA}$ 

 $V_{OUT2} = 1.8V$ 

 $I_{OUT2} = 150 \text{ mA}$ 

### **Maximum Ambient Temperature**

 $T_{A(MAX)} = 50^{\circ}C$ 

### **Internal Power Dissipation**

Internal power dissipation is the sum of the power dissipation for each LDO pass device.

 $P_{LDO1(MAX)} = (V_{IN(MAX)} - V_{OUT1(MIN)}) x$ 

I<sub>OUT1(MAX)</sub>

 $P_{LDO1} = (4.2V - (0.975 \times 2.8V)) \times 300 \text{ mA}$ 

P<sub>LDO1</sub> = 441.0 milliWatts

 $P_{LDO2} = (4.2V - (0.975 \times 1.8V)) \times 150 \text{ mA}$ 

 $P_{LDO2} = 366.8 \text{ milliWatts}$ 

 $P_{TOTAL} = P_{LDO1} + P_{LDO2}$ 

P<sub>TOTAL</sub>= 807.8 milliWatts

### **Device Junction Temperature Rise**

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction to ambient for the application. The thermal resistance from junction to ambient  $(R\theta_{JA})$  is derived from an EIA/JEDEC standard for measuring thermal resistance for small surface-mount packages. The EIA/JEDEC specification is JESD51-7, "High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages". The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors such as copper area and thickness. Refer to AN792, "A Method To Determine How Much Power a SOT32 Can Dissapate in Your Application" (DS00792), for more information regarding this subject.

 $T_{J(RISF)} = P_{TOTAL} \times Rq_{JA}$ 

T<sub>JRISE</sub> = 807.8 milliWatts x 41.0° C/W

 $T_{IRISE} = 33.1$ °C

#### **Junction Temperature Estimate**

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated below:

$$T_{J} = T_{JRISE} + T_{A(MAX)}$$

$$T_{J} = 83.1^{\circ}C$$

### Maximum Package Power Dissipation at 50°C Ambient Temperature

3X3DFN8 (41° C/W R<sub>0JA</sub>)

 $P_{D(MAX)} = (125^{\circ}C - 50^{\circ}C) / 41^{\circ} C/W$ 

 $P_{D(MAX)} = 1.83 \text{ Watts}$ 

MSOP8 (208° C/W Rθ<sub>1Δ</sub>)

 $P_{D(MAX)} = (125^{\circ}C - 50^{\circ}C) / 208^{\circ} C/W$ 

 $P_{D(MAX)} = 0.360 \text{ Watts}$ 

### 7.0 TYPICAL LAYOUT TC1301A




FIGURE 7-1: MSOP8 Silk Screen Layer.

When doing the physical layout for the TC1301A/B, the highest priority is placing the input and output capacitors as close to the device pins as is practical. Figure 7-1 above represents a typical placement of the components when using SMT0805 capacitors.






FIGURE 7-2: MSOP8 Wiring Layer.

A wiring example for the TC1301A is shown. The vias represent the connection to a ground plane that is below the wiring layer.



**FIGURE 7-3:** DFN3X3 Silk-Screen Example.

8-lead 3X3 DFN physical layout example with bypass capacitor.



**FIGURE 7-4:** DFN3X3 Top Metal Layer Example.

Vias represent the connection to a ground plane that is below the wiring layer.

# 8.0 ADDITIONAL OUTPUT VOLTAGE AND THRESHOLD VOLTAGE OPTIONS

# 8.1 Output Voltage and Threshold Voltage Range

Table 8-1 describes the range of output voltage options available for the TC1301A/B.  $V_{OUT1}$  and  $V_{OUT2}$  can be factory preset from 1.5V to 3.3V in 100 mV increments. The  $V_{DET}$  (TC1301A) or threshold voltage (TC1301B) can be preset from 2.2V to 3.2V in 10 mV increments.


TABLE 8-1: CUSTOM OUTPUT VOLTAGE AND THRESHOLD VOLTAGE RANGES

Vo	UT1	V <sub>OUT2</sub>	V <sub>DET</sub> Threshold
1.5V t	o 3.3V	1.5V to 3.3V	2.2V to 3.2V

For a listing of TC1301A/B standard parts, refer to the Product Identification System on page 23.

### 9.0 PACKAGING INFORMATION

### 9.1 Package Marking Information



X1 represents  $V_{OUT1}$  configuration:

Code	V <sub>OUT1</sub>	Code	V <sub>OUT1</sub>	Code	V <sub>OUT1</sub>
Α	3.3V	J	2.4V	S	1.5V
В	3.2V	K	2.3V	Т	1.65V
С	3.1V	L	2.2V	U	2.85V
D	3.0V	М	2.1V	V	2.65V
Е	2.9V	N	2.0V	W	1.85V
F	2.8V	0	1.9V	Х	_
G	2.7V	Р	1.8V	Υ	_
Н	2.6V	Q	1.7V	Z	_
I	2.5V	R	1.6V		

X2 represents  $\rm V_{OUT2}$  configuration:

Code	V <sub>OUT2</sub>	Code	V <sub>OUT1</sub>	Code	V <sub>OUT2</sub>
Α	3.3V	J	2.4V	S	1.5V
В	3.2V	K	2.3V	Т	1.65V
С	3.1V	L	2.2V	U	2.85V
D	3.0V	М	2.1V	V	2.65V
Е	2.9V	N	2.0V	W	1.85V
F	2.8V	0	1.9V	Χ	_
G	2.7V	Р	1.8V	Υ	_
Н	2.6V	Q	1.7V	Z	_
I	2.5V	R	1.6V		

Xr represents the reset voltage range:


Code	Voltage	Code	Voltage
Α	2.63V	J	_
В	2.2V	K	_
С	2.32V	L	_
D	2.5V	М	_
Е	2.4V	N	_
F	2.6V	0	_
G	_	Р	_
Н	_	Q	_
I	_	R	_

For a listing of TC1301A/B standard parts, refer to the Product Identification System on page 23.

Legend:	XXX Y YY	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year)
	WW NNN (e3)	Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 8-Lead Plastic Micro Small Outline Package (UA) (MSOP)



	Units		INCHES		М	ILLIMETERS	*
Dimension Lin	nits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	Α	-	ı	.043	ı	-	1.10
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95
Standoff	A1	.000	-	.006	0.00	-	0.15
Overall Width	E		.193 TYP.			4.90 BSC	
Molded Package Width	E1		.118 BSC			3.00 BSC	
Overall Length	D		.118 BSC			3.00 BSC	
Foot Length	L	.016	.024	.031	0.40	0.60	0.80
Footprint (Reference)	F		.037 REF			0.95 REF	
Foot Angle	ф	0°	-	8°	0°	-	8°
Lead Thickness	С	.003	.006	.009	0.08	-	0.23
Lead Width	В	.009	.012	.016	0.22	-	0.40
Mold Draft Angle Top	α	5°	-	15°	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°	5°	-	15°
*O t III D t							

\*Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111

### 8-Lead Plastic Dual Flat No Lead Package (MF) 3x3x0.9 mm Body (DFN)



	Units		INCHES			MILLIMETERS*		
	Dimension Li	mits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins		n		8			8	
Pitch		р	.026 BSC			0.65 BSC		
Overall Height		Α	.031	.035	.039	0.80	0.90	1.00
Standoff		A1	.000	.001	.002	0.00	0.02	0.05
Contact Thickness		А3		.008 REF.			0.20 REF.	
Overall Length		E		.118 BSC			3.00 BSC	
Exposed Pad Width	(Note 3)	E2	.053	.059	.063	1.34	1.49	1.59
Overall Width		D		.118 BSC			3.00 BSC	
Exposed Pad Length	(Note 3)	D2	.063	.069	.073	1.60	1.75	1.85
Contact Width		b	.008	.010	.015	0.20	0.26	0.37
Contact Length		L	.012	.019	.022	0.30	0.48	0.55

### \*Controlling Parameter

#### Notes:

- 1. Package may have one or more exposed tie bars at ends.
- 2. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 3. Exposed pad dimensions vary with paddle size.
- 4. JEDEC equivalent: MO-229

Drawing No. C04-062 Revised 05/24/04

### APPENDIX A: REVISION HISTORY

### Revision B (January 2005)

The following is the list of modifications:

- Correct the incorrect part number options shown on the Product Identification System page and change the "standard" output voltage and reset voltage combinations.
- 2. Added Appendix A: Revision History.

### **Revision A (September 2003)**

Original data sheet release.

NOTES:

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X-	x x x x xx xx	Examples:
 TC1301 Type	V <sub>OUT1</sub> V <sub>OUT2</sub> Reset Temp Package Tube	a) TC1301A-ADAVUA: 3.3, 3.0, 2.63, MSOP pkg.
A/B	Voltage Range or Tape & Reel	b) TC1301A-APAVMFTR: 3.3 , 1.8, 2.63, 8LD DFN pkg.
	Standard Configurations	Tape and Reel c) TC1301A-DFAVUATR: 3.0, 2.8, 2.63, MSOP pkg.
Device:	TC1301A: Dual LDO with microcontroller RESET function	Tape and Reel d) TC1301A-DPAVMF: 3.0, 1.8, 2.63, 8LD DFN pkg.
	and single shutdown input. TC1301B: Dual LDO with microcontroller RESET function	e) TC1301A-FDAVMF: 2.8, 3.0, 2.63, 8LD DFN pkg.
	and dual shutdown inputs.	f) TC1301A-FHAVMF: 2.8, 2.6, 2.63, DFN pkg.
Standard	V <sub>OUT1</sub> /V <sub>OUT2</sub> /Reset Configuration	g) TC1301A-PFCVUA: 1.8, 2.8, 2.32, MSOP pkg.
Configurations: *	Code	h) TC1301A-SFCVMFTR: 1.5, 2.8, 2.32, DFN pkg.
TC1301A	3.3/3.0/2.63 ADA 3.3/1.8/2.63 APA 3.0/2.8/2.63 DFA 3.0/1.8/2.63 DPA 2.8/3.0/2.63 FDA 2.8/2.6/2.63 FHA 1.8/2.8/2.32 PFC	i) TC1301A-UWAVUATR: 2.85, 1.85, 2.63, MSOP pkg. Tape and Reel
	1.5/2.8/2.32 SFC 2.85/1.85/2.63 UWA	a) TC1301B-ADAVMF: 3.3, 3.0, 2.63, 8LD DFN pkg.
TC1301B	3.3 / 3.0 / 2.63 ADA 3.3 / 1.8 / 2.63 APA	b) TC1301B-APAVMFTR: 3.3, 1.8, 2.63, 8LD DFN pkg.
	3.0 / 2.8 / 2.63 DFA 3.0 / 1.8 / 2.63 DPA	Tape and Reel c) TC1301B-DFAVUA: 3.0, 2.8, 2.63, MSOP pkg.
	2.8/3.0/2.63 FDA 2.8/2.6/2.63 FHA 2.7/2.8/2.5 GFD	d) TC1301B-DPAVUATR: 3.0, 1.8, 2.63, MSOP pkg. Tape and Reel
	2.7 / 3.0 / 2.50 GDD 2.85 / 1.85 / 2.63 UWA	e) TC1301B-FDAVMF: 2.8 ,3.0, 2.63, 8LD DFN pkg.
	* Contact Factory for Alternate Output Voltage and Reset Voltage Configurations.	f) TC1301B-FHAVMFTR: 2.8, 2.6, 2.63, 8LD DFN pkg. Tape and Reel
Temperature Range:	V = -40°C to +125°C	g) TC1301B-GDDVUA: 2.7, 3.0, 2.50, MSOP pkg.
remperature range.	V = -40 0 t0 +120 0	h) TC1301B-GFDVMF: 2.7, 2.8, 2.5, 8LD DFN pkg.
Package:	MF = Dual Flat, No Lead (3x3 mm body), 8-lead UA = Plastic Micro Small Outline (MSOP), 8-lead	i) TC1301B-UWAVUATR: 2.85, 1.85, 2.63, MSOP pkg. Tape and Reel
Tube or Tape and Reel:	Blank = Tube TR = Tape and Reel	

NOTES:

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### WORLDWIDE SALES AND SERVICE

### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

**Boston** 

Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose

Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

**Toronto** 

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao

Tel: 86-532-502-7355 Fax: 86-532-502-7205

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi

Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

Japan - Kanagawa

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

### **EUROPE**

Austria - Weis

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 **Denmark - Ballerup** 

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Ismaning

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340 England - Berkshire

Tel: 44-118-921-5869 Fax: 44-118-921-5820