

TC1302A/B

Low Quiescent Current Dual Output LDO

Features

- · Dual Output LDO:
 - V_{OUT1} = 1.5V to 3.3V @ 300 mA
 - V_{OUT2} = 1.5V to 3.3V @ 150 mA
- Output Voltage (See Table 8-1)
- · Low Dropout Voltage:
 - V_{OUT1} = 104 mV @ 300 mA Typical
 - V_{OUT2} = 150 mV @ 150 mA Typical
- Low Supply Current: 116 μA Typical TC1302A/B with both output voltages available
- · Reference Bypass Input for Low Noise Operation
- Both Output Voltages Stable with a Minimum of 1 µF Ceramic Output Capacitor
- Separate V_{OUT1} and V_{OUT2} SHDN pins (TC1302B)
- · Power-Saving Shutdown Mode of Operation
- Wake-up from SHDN: 5.3 µsec. Typical
- · Small 8-pin DFN or MSOP Package Options
- · Operating Junction Temperature Range:
 - -40°C to +125°C
- · Overtemperature and Overcurrent Protection

Applications

- · Cellular/GSM/PHS Phones
- · Battery-operated Systems
- · Hand-held Medical Instruments
- · Portable Computers/PDA's
- · Linear Post-regulators for SMPS
- · Pagers

Related Literature

- AN765, "Using Microchip's Micropower LDOs", DS00765, Microchip Technology Inc., 2002
- AN766, "Pin-Compatible CMOS Upgrades to BiPolar LDOs", DS00766, Microchip Technology Inc., 2002
- AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application", DS00792, Microchip Technology Inc., 2001

Description

The TC1302A/B combines two Low Dropout (LDO) regulators into a single 8-pin MSOP or DFN package. Both regulator outputs feature low dropout voltage, 104 mV @ 300 mA for V_{OUT1} , 150 mV @ 150 mA for V_{OUT2} , low quiescent current consumption, 58 μ A each and a typical regulation accuracy of 0.5%. Several fixed-output voltage combinations are available. A reference bypass pin is available to further reduce output noise and improve the power supply rejection ratio of both LDOs.


The TC1302A/B is stable over all line and load conditions with a minimum of 1 μ F of ceramic output capacitance and utilizes a unique compensation scheme to provide fast dynamic response to sudden line voltage and load current changes.

Additional features include an overcurrent limit and overtemperature protection that combine to provide a robust design for all load fault conditions.


Package Types

8-Pi	8-Pin DFN/MSOP					
	DFN8		C1302A	MSOP8		
NC V _{OUT1} GND Bypass	2	8 NC 7 V _{IN} 6 V _{OUT2} 5 SHDN2	NC 1 V _{OUT1} 2 GND 3 Bypass 4	•	8 NC 7 V _{IN} 6 V _{OUT2} 5 SHDN2	
	DFN8		C1302B	MSOP8		
NC V _{OUT1} GND Bypass	2	8 SHDN1 7 V _{IN} 6 V _{OUT2} 5 SHDN2	NC 1 V _{OUT1} 2 GND 3 Bypass 4	•	8 SHDN1 7 V _{IN} 6 V _{OUT2} 5 SHDN2	

Functional Block Diagrams



Typical Application Circuits



1.0 **ELECTRICAL CHARACTERISTICS**

Absolute Maximum Ratings †

V _{DD} 6.5V
Maximum Voltage on Any Pin (V_{SS} - 0.3) to (V_{IN} + 0.3)V
Power DissipationInternally Limited (Note 7)
Storage temperature65°C to +150°C
Maximum Junction Temperature, T _J +150°C
Continuous Operating Temperature Range40°C to +125°C
ESD protection on all pins, HBM, MM 4 kV, 400V

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, V_{IN} = V_R +1V, I_{OUT1} = I_{OUT2} = 100 μA, C_{IN} = 4.7 μF, C_{OUT1} = C_{OUT2} = 1 μF, C_{BYPASS} = 10 nF, \overline{SHDN} > V_{IH} , T_A = +25°C. **Boldface** type specifications apply for junction temperatures of -40°C to +125°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Operating Voltage	V _{IN}	2.7	_	6.0	V	Note 1
Maximum Output Current	I _{OUT1Max}	300	_	_	mA	V _{IN} = 2.7V to 6.0V, (Note 1)
Maximum Output Current	I _{OUT2Max}	150	_	_	mA	V _{IN} = 2.7V to 6.0V, (Note 1)
Output Voltage Tolerance (V _{OUT1} and V _{OUT2})	V _{OUT}	V _R -2.5	V _R ±0.5	V _R +2.5	%	Note 2
Temperature Coefficient (V _{OUT1} and V _{OUT2})	TCV _{OUT}	_	25	_	ppm/°C	Note 3
Line Regulation (V _{OUT1} and V _{OUT2})	ΔV _{OUT} / ΔV _{IN}	_	0.02	0.2	%/V	$(V_R + 1V) \le V_{IN} \le 6V$
Load Regulation, V _{OUT} ≥ 2.5V (V _{OUT1} and V _{OUT2})	ΔV _{OUT} / V _{OUT}	-1	0.1	+1	%	I _{OUTX} = 0.1 mA to I _{OUTMax} , (Note 4)
Load Regulation, V _{OUT} < 2.5V (V _{OUT1} and V _{OUT2})	ΔV _{OUT} / V _{OUT}	-1.5	0.1	+1.5	%	I _{OUTX} = 0.1 mA to I _{OUTMax} , (Note 4)
Thermal Regulation	ΔV _{OUT} / ΔP _D	_	0.04	_	%/W	Note 5
Dropout Voltage (Note 6)	•				•	
V _{OUT1} > 2.7V	V _{IN} - V _{OUT}	_	104	180	mV	I _{OUT1} = 300 mA
V _{OUT2} > 2.6V	V _{IN} - V _{OUT}	_	150	250	mV	I _{OUT2} = 150 mA
Supply Current						
TC1302A	I _{IN(A)}	_	103	180	μA	SHDN2 = V _{IN} , I _{OUT1} =I _{OUT2} =0 mA
TC1302B	I _{IN(B)}		114	180	μA	$\overline{SHDN1} = \overline{SHDN2} = V_{IN},$ $I_{OUT1} = I_{OUT2} = 0 \text{ mA}$

- **Note 1:** The minimum V_{IN} has to meet two conditions: $V_{IN} \ge 2.7V$ and $V_{IN} \ge V_R + V_{DROPOUT}$.
 - 2: V_R is defined as the higher of the two regulator nominal output voltages (V_{OUT1} or V_{OUT2}).
 - 3: $TCV_{OUT} = ((V_{OUTmax} V_{OUTmin}) * 10^6)/(V_{OUT} * \Delta T).$
 - Regulation is measured at a constant junction temperature using low duty cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
 - Thermal regulation is defined as the change in output voltage at a time t after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a current pulse equal to I_{LMAX} at V_{IN} = 6V for t =
 - Dropout voltage is defined as the input to output voltage differential at which the output voltage drops 2% below its value measured at a 1V differential.
 - The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A , T_J , θ_{JA}). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.

DC CHARACTERISTICS (Continued)

Electrical Specifications: Unless otherwise noted, $V_{IN} = V_R + 1V$, $I_{OUT1} = I_{OUT2} = 100 \mu A$, $C_{IN} = 4.7 \mu F$,

 $C_{OUT1} = C_{OUT2} = 1 \mu F$, $C_{BYPASS} = 10 nF$, $\overline{SHDN} > V_{IH}$, $T_A = +25 ^{\circ}C$.

Boldface type specifications apply for junction temperatures of -40°C to +125°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions	
Shutdown Supply Current TC1302A	I _{IN_SHDN} A	_	58	90	μA	SHDN2 = GND	
Shutdown Supply Current TC1302B	I _{IN_SHDNB}	l	0.1	1	μA	SHDN1 = SHDN2 = GND	
Power Supply Rejection Ratio	PSRR	_	58	_	dB	$f \le 100 \text{ Hz}, I_{OUT1} = I_{OUT2} = 50 \text{ mA},$ $C_{IN} = 0 \mu\text{F}$	
Output Noise	eN	_	830	_	nV/(Hz) ^{1/2}	$f \le 1 \text{ kHz}$, $I_{OUT1} = I_{OUT2} = 50 \text{ mA}$, $C_{IN} = 0 \mu\text{F}$	
Output Short Circuit Current (Ave	Output Short Circuit Current (Average)						
V _{OUT1}	I _{OUTsc1}	_	200	_	mA	$R_{LOAD1} \le 1\Omega$	
V _{OUT2}	I _{OUTsc2}		140	_	mA	$R_{LOAD2} \le 1\Omega$	
SHDN Input High Threshold	V _{IH}	45	_	1	%V _{IN}	V _{IN} = 2.7V to 6.0V	
SHDN Input Low Threshold	V_{IL}	-	_	15	%V _{IN}	V _{IN} = 2.7V to 6.0V	
Wake Up Time (From SHDN mode), (V _{OUT2})	t _{WK}	_	5.3	20	μs	$V_{IN} = 5V$, $I_{OUT1} = I_{OUT2} = 30$ mA, See Figure 5-1	
Settling Time (From SHDN mode), (V _{OUT2})	t _S	_	50	_	μs	$V_{IN} = 5V$, $I_{OUT1} = I_{OUT2} = 50$ mA, See Figure 5-2	
Thermal Shutdown Die Temperature	T _{SD}	_	150	_	°C	V _{IN} = 5V, I _{OUT1} = I _{OUT2} = 100 μA	
Thermal Shutdown Hysteresis	T _{HYS}	_	10	_	°C	V _{IN} = 5V	

- **Note 1:** The minimum V_{IN} has to meet two conditions: $V_{IN} \ge 2.7V$ and $V_{IN} \ge V_R + V_{DROPOUT}$.
 - 2: V_R is defined as the higher of the two regulator nominal output voltages (V_{OUT1} or V_{OUT2}).
 - 3: $TCV_{OUT} = ((V_{OUTmax} V_{OUTmin}) * 10^6)/(V_{OUT} * \Delta T).$
 - 4: Regulation is measured at a constant junction temperature using low duty cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
 - 5: Thermal regulation is defined as the change in output voltage at a time t after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a current pulse equal to I_{LMAX} at V_{IN} = 6V for t = 10 msec.
 - **6:** Dropout voltage is defined as the input to output voltage differential at which the output voltage drops 2% below its value measured at a 1V differential.
 - 7: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.

TEMPERATURE SPECIFICATIONS

Parameters	Sym	Min	Тур	Max	Units	Conditions	
Temperature Ranges							
Operating Junction Temperature Range	T _A	-40	_	+125	°C	Steady State	
Storage Temperature Range	T _A	-65	_	+150	°C		
Maximum Junction Temperature	T_J	_	_	+150	°C	Transient	
Thermal Package Resistances							
Thermal Resistance, MSOP8	θ_{JA}	_	208	_	°C/W	Typical 4-Layer Board	
Thermal Resistance, DFN8	θ_{JA}	_	41	_	°C/W	Typical 4-Layer Board with Vias	

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, V_{IN} = V_R +1V, I_{OUT1} = I_{OUT2} = 100 μ A, C_{IN} = 4.7 μ F, C_{OUT1} = C_{OUT2} = 1 μ F (X5R or X7R), C_{BYPASS} = 0 pF, $\overline{SHDN1}$ = $\overline{SHDN2}$ > V_{IH} , T_A = +25°C.




FIGURE 2-1: Quiescent Current vs. Input Voltage.




FIGURE 2-2: SHDN Voltage Threshold vs. Input Voltage.




FIGURE 2-3: Quiescent Current vs. Junction Temperature.




FIGURE 2-4: Output Voltage vs. Input Voltage.




FIGURE 2-5: Output Voltage vs. Input Voltage.




FIGURE 2-6: Dropout Voltage vs. Output Current (V_{OUT1}) .

Note: Unless otherwise indicated, $V_{IN} = V_R + 1V$, $I_{OUT1} = I_{OUT2} = 100 \,\mu\text{A}$, $C_{IN} = 4.7 \,\mu\text{F}$, $C_{OUT1} = C_{OUT2} = 1 \,\mu\text{F}$ (X5R or X7R), $C_{BYPASS} = 0 \,\text{pF}$, $\overline{SHDN1} = \overline{SHDN2} > V_{IH}$, $T_A = +25^{\circ}\text{C}$.




FIGURE 2-7: Dropout Voltage vs. Junction Temperature (V_{OUT1}) .




FIGURE 2-8: Dropout Voltage vs. Output Current (V_{OUT2}).




FIGURE 2-9: Dropout Voltage vs. Junction Temperature (V_{OUT2}) .




FIGURE 2-10: V_{OUT1} and V_{OUT2} Load Regulation vs. Junction Temperature.




FIGURE 2-11: V_{OUT1} and V_{OUT2} Line Regulation vs. Junction Temperature.




FIGURE 2-12: V_{OUT1} vs. Junction Temperature.

Note: Unless otherwise indicated, $V_{IN} = V_R + 1V$, $I_{OUT1} = I_{OUT2} = 100 \mu A$, $C_{IN} = 4.7 \mu F$, $C_{OUT1} = C_{OUT2} = 1 \mu F$ (X5R or X7R), $C_{BYPASS} = 0 pF$, $\overline{SHDN1} = \overline{SHDN2} > V_{IH}$, $T_A = +25^{\circ}C$.




FIGURE 2-13: V_{OUT1} vs. Junction Temperature.




FIGURE 2-14: V_{OUT2} vs. Junction Temperature.




FIGURE 2-15: V_{OUT2} vs. Junction Temperature.




FIGURE 2-16: Power Supply Rejection Ratio vs. Frequency (without bypass capacitor).




FIGURE 2-17: Power Supply Rejection Ratio vs. Frequency (with bypass capacitor).




FIGURE 2-18: V_{OUT1} and V_{OUT2} Noise vs. Frequency (without bypass capacitor).

Note: Unless otherwise indicated, $V_{IN} = V_R + 1V$, $I_{OUT1} = I_{OUT2} = 100 \mu A$, $C_{IN} = 4.7 \mu F$, $C_{OUT1} = C_{OUT2} = 1 \mu F$ (X5R or X7R), $C_{BYPASS} = 0 pF$, $\overline{SHDN1} = \overline{SHDN2} > V_{IH}$, $T_A = +25^{\circ}C$.




FIGURE 2-19: V_{OUT1} and V_{OUT2} Noise vs. Frequency (with bypass capacitor).




FIGURE 2-20: V_{OUT1} and V_{OUT2} Power-up from Shutdown TC1302B.




FIGURE 2-21: V_{OUT2} Power-up from Shutdown Input TC1302A.




FIGURE 2-22: V_{OUT1} and V_{OUT2} Power-up from Input Voltage TC1302B.




FIGURE 2-23: Dynamic Line Response.




FIGURE 2-24: 300 mA Dynamic Load Step V_{OUT1}.

Note: Unless otherwise indicated, $V_{IN} = V_R + 1V$, $I_{OUT1} = I_{OUT2} = 100 \,\mu\text{A}$, $C_{IN} = 4.7 \,\mu\text{F}$, $C_{OUT1} = C_{OUT2} = 1 \,\mu\text{F}$ (X5R or X7R), $C_{BYPASS} = 0 \,\text{pF}$, $\overline{SHDN1} = \overline{SHDN2} > V_{IH}$, $T_A = +25 \,^{\circ}\text{C}$.




FIGURE 2-25: 150 mA Dynamic Load Step V_{OUT2} .

© 2003 Microchip Technology Inc.

3.0 TC1302A PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: TC1302A PIN FUNCTION TABLE

Pin No.	Name	Function
1	NC	No connect.
2	V _{OUT1}	Regulated Output Voltage #1, capable of 300 mA.
3	GND	Circuit ground pin.
4	Bypass	Internal Reference Bypass pin. A 10 nF external capacitor can be used to further reduce output noise and improve PSRR performance.
5	SHDN2	Output #2 Shutdown Control input.
6	V _{OUT2}	Regulated Output Voltage #2, capable of 150 mA.
7	V _{IN}	Unregulated input voltage pin.
8	NC	No connect.

3.1 Regulated Output Voltage #1 (V_{OUT1})

Connect V_{OUT1} to the positive side of the V_{OUT1} capacitor and load. Capable of 300 mA maximum output current. V_{OUT1} output is available when V_{IN} is available; there is no pin to turn it \overline{OFF} . See TC1302B, if ON/OFF control of V_{OUT1} is desired.

3.2 Circuit Ground Pin (GND)

Connect GND to the negative side of the input and output capacitor. Only the LDO internal circuitry bias current flows out of this pin (200 µA maximum).

3.3 Reference Bypass Input

By connecting an external 10 nF capacitor (typical) to the Bypass Input, both outputs (V_{OUT1} and V_{OUT2}) will have less noise and improved Power Supply Ripple Rejection (PSRR) performance. The LDO output voltage start-up time will increase with the addition of an external bypass capacitor. By leaving this pin unconnected, the start-up time will be minimized.

3.4 Output Voltage #2 Shutdown (SHDN2)

ON/ $\overline{\text{OFF}}$ control is performed by connecting $\overline{\text{SHDN2}}$ to its proper level. When the input of this pin is connected to a voltage less than 15% of V_{IN} , V_{OUT2} will be $\overline{\text{OFF}}$. If this pin is connected to a voltage that is greater than 45% of V_{IN} , V_{OUT2} will be turned ON.

3.5 Regulated Output Voltage #2 (V_{OUT2})

Connect V_{OUT2} to the positive side of the V_{OUT2} capacitor and load. This pin is capable of a maximum output current of 150 mA. V_{OUT2} can be turned ON and \overline{OFF} using $\overline{SHDN2}$.

3.6 Unregulated Input Voltage Pin (V_{IN})

Connect the unregulated input voltage source to V_{IN} . If the input voltage source is located more than several inches away or is a battery, a typical input capacitance of 1 μF to 4.7 μF is recommended.

4.0 TC1302B PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 4-1.

TABLE 4-1: TC1302B PIN FUNCTION TABLE

Pin No.	Name	Function
1	NC	No connect.
2	V _{OUT1}	Regulated Output Voltage #1, capable of 300 mA.
3	GND	Circuit ground pin.
4	Bypass	Internal Reference Bypass pin. A 10 nF external capacitor can be used to further reduce output noise and improve PSRR performance.
5	SHDN2	Output #2 Shutdown Control input.
6	V _{OUT2}	Regulated Output Voltage #2, capable of 150 mA.
7	V _{IN}	Unregulated Input voltage pin.
8	SHDN1	Output #1 Shutdown Control input.

4.1 Regulated Output Voltage #1 (V_{OUT1})

Connect V_{OUT1} to the positive side of the V_{OUT1} capacitor and load. Capable of 300 mA maximum output current. For the TC1302B, V_{OUT1} can be turned ON and \overline{OFF} using the $\overline{SHDN1}$ input pin.

4.2 Circuit Ground Pin (GND)

Connect GND to the negative side of the input and output capacitor. Only the LDO internal circuitry bias current flows out of this pin (200 μ A maximum).

4.3 Reference Bypass Input

By connecting an external 10 nF capacitor (typical) to to Bypass, both outputs (V_{OUT1} and V_{OUT2}) will have less noise and improved Power Supply Ripple Rejection (PSRR) performance. The LDO output voltage startup time will increase with the addition of an external bypass capacitor. By leaving this pin unconnected, the startup time will be minimized.

4.4 Output Voltage #2 Shutdown (SHDN2)

ON/ $\overline{\text{OFF}}$ control is performed by connecting $\overline{\text{SHDN2}}$ to its proper level. When this pin is connected to a voltage less than 15% of V_{IN}, V_{OUT2} will be $\overline{\text{OFF}}$. If this pin is connected to a voltage that is greater than 45% of V_{IN}, V_{OUT2} will be turned ON.

4.5 Regulated Output Voltage #2 (V_{OUT2})

Connect V_{OUT2} to the positive side of the V_{OUT2} capacitor and load. This pin is capable of a maximum output current of 150 mA. V_{OUT2} can be turned ON and OFF using SHDN2.

4.6 Unregulated Input Voltage Pin (V_{IN})

Connect the unregulated input voltage source to V_{IN} . If the input voltage source is located more than several inches away or is a battery, a typical minimum input capacitance of 1 μF and 4.7 μF is recommended.

4.7 Output Voltage #1 Shutdown (SHDN1)

ON/ $\overline{\text{OFF}}$ control is performed by connecting $\overline{\text{SNDN1}}$ to its proper level. When this pin is connected to a voltage less than 15% of V_{IN}, V_{OUT1} will be $\overline{\text{OFF}}$. If this pin is connected to a voltage that is greater than 45% of V_{IN}, V_{OUT1} will be turned ON.

5.0 DETAILED DESCRIPTION

5.1 Device Overview

The TC1302A/B is a combination device consisting of; one 300 mA LDO regulator with a fixed output voltage (V_{OUT1}) (1.5V - 3.3V), and one 150 mA LDO regulator with a fixed output voltage (V_{OUT2}) (1.5V - 3.3V).

For the TC1302A, the 300 mA output (V_{OUT1}) is always present, independent of the level of SHDN2. The 150 mA output (V_{OUT2}) can be turned ON/OFF by controlling the level of SHDN2.

For the TC1302B, V_{OUT1} and V_{OUT2} <u>each</u> have <u>independent</u> shutdown input pins (SHDN1 and SHDN2) to control their respective outputs.

5.2 LDO Output #1

LDO output #1 is rated for 300 mA of output current. The typical dropout voltage for V_{OUT1} = 104 mV @ 300 mA. A 1 μ F (minimum) output capacitor is needed for stability and should be located as close to the V_{OUT1} pin and ground as possible.

5.3 LDO Output #2

LDO output #2 is rated for 150 mA of output current. The typical dropout voltage for V_{OUT2} = 150 mV. A 1 μ F (minimum) capacitor is needed for stability and should be located as close to the V_{OUT2} pin and ground as possible.

5.4 Input Capacitor

Low input source impedance is necessary for the two LDO outputs to operate properly. When operating from batteries or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of 1.0 μF to 4.7 μF is recommended for most applications. When using large capacitors on the LDO outputs, larger capacitance is recommended on the LDO input. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will help reduce the input impedance and further reduce any high-frequency noise on the input and output of the LDO.

5.5 Output Capacitor

A minimum output capacitance of 1 µF for each of the TC1302A/B LDO outputs is necessary for stability. Ceramic capacitors are recommended because of their size, cost and environmental robustness qualities. Tantalum or aluminum electrolytic capacitors can be used on the LDO outputs as well. The Equivalent Series Resistance (esr) requirements on the electrolytic output capacitor's are between 0 and 2 ohms. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials X7R and X5R have low temperature coefficients and are well within the acceptable esr range required. A typical 1 uF X5R 0805 capacitor has an esr of 50 milliohms. Larger LDO output capacitors can be used with the TC1302A/B to improve dynamic performance and power supply ripple rejection performance. A maximum of 10 µF is reccomended. Aluminum electrolytic capacitors are not recommended for low temperature applications of < -25 °C.

5.6 Bypass Input

The Bypass pin is connected to the internal LDO reference. By adding capacitance to this pin, the LDO ripple rejection, input voltage transient response and output noise performance are all increased. A typical bypass capacitor between 470 pF to 10 nF is recommended. Larger bypass capacitors can be used, but result in a longer time-period for the LDO outputs to reach their rated output voltage when started from $\overline{\rm SHDN}$ or $V_{\rm IN}$.

5.7 **GND**

For the optimal noise and PSRR performance, the GND pin of the TC1302A/B should be tied to a quiet circuit ground. For applications that have switching or noisy inputs, tie the GND pin to the return of the output capacitor. Ground planes help lower inductance and voltage spikes caused by fast transient load currents and are recommended for applications that are subjected to fast load transients.

5.8 SHDN1 / SHDN2 Operation

The TC1302A $\overline{SHDN2}$ pin is used to turn V_{OUT2} ON and \overline{OFF} . A logic-high level on $\overline{SHDN2}$ will enable the V_{OUT2} output, while a logic-low on the $\overline{SHDN2}$ pin will disable the V_{OUT2} output. For the TC1302A, V_{OUT1} is not affected by $\overline{SHDN2}$ and will be enabled as long as the input voltage is present.

The TC1302B $\overline{\rm SHDN1}$ and $\overline{\rm SHDN2}$ pins are used to turn V $_{\rm OUT1}$ and V $_{\rm OUT2}$ ON and $\overline{\rm OFF}$. They operate independent of each other.

5.9 TC1302A SHDN2 Timing

 V_{OUT1} will rise independent of the level of SHDN2 for the TC1302A. Figure 5-1 is used to define the wake-up time from shutdown (t_{WK}) and the settling time (t_{S}). The wake-up time is dependant upon the frequency of operation. The faster the \overline{SHDN} pin is pulsed, the shorter the wake-up time will be.




FIGURE 5-1: TC1302A Timing.

5.10 TC1302B SHDN1 / SHDN2 Timing

For the TC1302B, the $\overline{SHDN1}$ input pin is used to control V_{OUT1} . The $\overline{SHDN2}$ input pin is used to control V_{OUT2} , independent of the logic input on $\overline{SHDN1}$.




FIGURE 5-2: TC1302B Timing.

5.11 Device Protection

5.11.1 OVERCURRENT LIMIT

In the event of a faulted output load, the maximum current the LDO output will permit to flow is limited internally for each of the TC1302A/B outputs. The peak current limit for V_{OUT1} is typically 1.1A while the peak current limit for V_{OUT2} is typically 0.5A. During short-circuit operation, the average current is limited to 200 mA for V_{OUT1} and 140 mA for V_{OUT2} .

5.11.2 OVER TEMPERATURE PROTECTION

If the internal power dissipation within the TC1302A/B is excessive due to a faulted load or higher-than-specified line voltage, an internal temperature-sensing element will prevent the junction temperature from exceeding approximately 150°C. If the junction temperature does reach 150°C, both outputs will be disabled until the junction temperature cools to approximately 140°C and the device resumes normal operation. If the internal power dissipation continues to be excessive, the device will again shut off.

6.0 APPLICATION CIRCUITS/ ISSUES

6.1 Typical Application

The TC1302A/B is used for applications that require the integration of two LDOs.




FIGURE 6-1: Typical Application Circuit TC1302A/B.

6.1.1 APPLICATION INPUT CONDITIONS

Package Type = 3x3DFN8

Input Voltage Range = 2.7V to 4.2V

 V_{IN} maximum = 4.2V

 V_{IN} typical = 3.6V

 $V_{OUT1} = 300 \text{ mA maximum}$

 $V_{OUT2} = 150 \text{ mA maximum}$

6.2 Power Calculations

6.2.1 POWER DISSIPATION

The internal power dissipation within the TC1302A/B is a function of input voltage, output voltage, output current and quiescent current. The following equation can be used to calculate the internal power dissipation for each LDO.

EQUATION

$$P_{LDO} = (V_{IN(MAX)}) - V_{OUT(MIN)}) \times I_{OUT(MAX)}$$

P_{LDO} = LDO Pass device internal power dissipation

 $V_{IN(MAX)}$ = Maximum input voltage

V_{OUT(MIN)} = LDO minimum output voltage

In addition to the LDO pass element power dissipation, there is power dissipation within the TC1302A/B as a result of quiescent or ground current. The power dissipation, as a result of the ground current, can be calculated using the following equation.

EQUATION

$$P_{I(GND)} = V_{IN(MAX)} \times I_{VIN}$$

 $P_{I(GND)}$ = Total current in ground pin.

 $V_{IN(MAX)}$ = Maximum input voltage.

 I_{VIN} = Current flowing in the V_{IN} pin with no output current on either LDO output.

The total power dissipated within the TC1302A/B is the sum of the power dissipated in both of the LDO's and the P(I_{GND}) term. Because of the CMOS construction, the typical I_{GND} for the TC1302A/B is 116 μA . Operating at a maximum of 4.2V results in a power dissipation of 0.5 milli-Watts. For most applications, this is small compared to the LDO pass device power dissipation and can be neglected.

The maximum continuous operating junction temperature specified for the TC1302A/B is +125°C. To estimate the internal junction temperature of the TC1302A/B, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient (R θ_{JA}) of the device. The thermal resistance from junction to ambient for the 3x3DFN8 pin package is estimated at 41°C/W.

EQUATION

$$T_{J(MAX)} = P_{TOTAL} \times R\theta_{JA} + T_{AMAX}$$

 $T_{J(MAX)}$ = maximum continuous junction temperature.

P_{TOTAL} = Total device power dissipation.

 $R\theta_{JA}$ = Thermal resistance from junction to ambient.

 T_{AMAX} = Maximum Ambient Temperature.

The maximum power dissipation capability for a package can be calculated given the junction-to-ambient thermal resistance and the maximum ambient temperature for the application. The following equation can be used to determine the package maximum internal power dissipation.

EQUATION

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R\theta_{JA}}$$

 $P_{D(MAX)}$ = maximum device power dissipation.

 $T_{J(MAX)}$ = maximum continuous junction temperature.

 $T_{A(MAX)}$ = maximum ambient temperature.

 $R\theta_{\text{JA}}$ = Thermal resistance from junction to ambient.

EQUATION

$$T_{J(RISE)} = P_{D(MAX)} \times R\theta_{JA}$$

 $T_{J(RISE)}$ = Rise in device junction temperature over the ambient temperature.

 $P_{D(MAX)}$ = maximum device power dissipation.

 $R\theta_{JA}$ = thermal resistance from junction to ambient.

EQUATION

$$T_J = T_{J(RISE)} + T_A$$

 T_J = Junction Temperature.

T_{J(RISE)} =Rise in device junction temperature over the ambient temperature.

 T_A = Ambient Temperature.

6.3 Typical Application

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation are calculated in the following example. The power dissipation, as a result of ground current, is small enough to be neglected.

6.3.1 POWER DISSIPATION EXAMPLE

Package

Package Type = 3x3DFN8

Input Voltage

 $V_{IN} = 2.7V \text{ to } 4.2V$

LDO Output Voltages and Currents

 $V_{OUT1} = 2.8V$

 $I_{OUT1} = 300 \text{ mA}$

 $V_{OUT2} = 1.8V$

 $I_{OUT2} = 150 \text{ mA}$

Maximum Ambient Temperature

$$T_{A(MAX)} = 50^{\circ}C$$

Internal Power Dissipation

Internal power dissipation is the sum of the power dissipation for each LDO pass device.

 $P_{LDO1(MAX)} = (V_{IN(MAX)} - V_{OUT1(MIN)}) x$

I_{OUT1(MAX)}

 $P_{LDO1} = (4.2V - (0.975 \times 2.8V)) \times 300 \text{ mA}$

 $P_{I,DO1} = 441.0 \text{ milli-Watts}$

 P_{LDO2} = (4.2V - (0.975 X 1.8V)) x 150 mA

 $P_{LDO2} = 366.8 \text{ milli-Watts}$

 $P_{TOTAL} = P_{LDO1} + P_{LDO2}$

P_{TOTAL}= 807.8 milli-Watts

Device Junction Temperature Rise

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction to ambient for the application. The thermal resistance from junction to ambient $(R\theta_{IA})$ is derived from an EIA/JEDEC standard for measuring thermal resistance for small surface mount packages. The EIA/JEDEC specification is JESD51-7 "High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages". The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors such as copper area and thickness. Refer to AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application", (DS00792) for more information regarding this subject.

 $T_{J(RISE)} = P_{TOTAL} x Rq_{JA}$

T_{JRISE} = 807.8 milli-Watts x 41.0 °C/Watt

 $T_{JRISE} = 33.1$ °C

Junction Temperature Estimate

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated below.

$$T_J = T_{JRISE} + T_{A(MAX)}$$

 $T_J = 83.1^{\circ}C$

Maximum Package Power Dissipation at 50°C Ambient Temperature

3x3DFN8 (41°C/Watt R_{0JA})

 $P_{D(MAX)} = (125^{\circ}C - 50^{\circ}C) / 41^{\circ}C/W$

 $P_{D(MAX)} = 1.83 \text{ Watts}$

MSOP8 (208°C/Watt R01A)

 $P_{D(MAX)} = (125^{\circ}C - 50^{\circ}C) / 208^{\circ}C/W$

 $P_{D(MAX)} = 0.360 \text{ Watts}$

7.0 TYPICAL LAYOUT




FIGURE 7-1: MSOP8 Silk Screen Layer.

When designing the physical layout for the TC1302A/B, the highest priority should be placed on positioning the input and output capacitors as close to the device pins as is practical. Figure 7-1 above represents a typical placement of the components when using the SMT0805 capacitors.




FIGURE 7-2: DFN3x3 Silk Screen Example.

Figure 7-2 above represents a typical placement of the components when using the SMT0603 capacitors.

8.0 ADDITIONAL OUTPUT VOLTAGES

8.1 Output Voltage Options

Table 8-1 describes the range of output voltage options available for the TC1302A/B. V_{OUT1} and V_{OUT2} can be factory preset from 1.5V to 3.3V in 100 mV increments.


TABLE 8-1: CUSTOM OUTPUT VOLTAGES

V _{OUT1}	V _{OUT2}
1.5V to 3.3V	1.5V to 3.3V

For a listing of TC1302A/B standard parts, refer to the Product Identification System on page 21.

9.0 PACKAGING INFORMATION

9.1 Package Marking Information



X1 represents V_{OUT1} configuration:

Code	V _{OUT1}	Code	V _{OUT1}	Code	V _{OUT1}
Α	3.3V	J	2.4V	S	1.5V
В	3.2V	K	2.3V	Т	1.65V
С	3.1V	L	2.2V	U	2.85V
D	3.0V	М	2.1V	V	2.65V
Е	2.9V	N	2.0V	W	1.85V
F	2.8V	0	1.9V	Х	_
G	2.7V	Р	1.8V	Υ	_
Н	2.6V	Q	1.7V	Z	_
I	2.5V	R	1.6V		

X2 represents V_{OUT2} configuration:

Code	V _{OUT2}	Code	V _{OUT1}	Code	V _{OUT2}
Α	3.3V	J	2.4V	S	1.5V
В	3.2V	K	2.3V	Т	1.65V
С	3.1V	L	2.2V	U	2.85V
D	3.0V	М	2.1V	V	2.65V
E	2.9V	N	2.0V	W	1.85V
F	2.8V	0	1.9V	Х	_
G	2.7V	Р	1.8V	Υ	_
Н	2.6V	Q	1.7V	Z	_
I	2.5V	R	1.6V		

X represent the temperature range:

V =	-40°C to +125°C

XX represents the device packaging:


MF =	8-pin DFN (3x3)
UA =	8-pin MSOP

XX represents tube or tape and reel:

No designator =	Tube (standard)	
TR =	Tape and Reel	

For a listing of TC1302A/B standard parts, refer to the Product Identification System on page 21.

8-Lead Plastic Micro Small Outline Package (UA) (MSOP)



	Units		INCHES		М	ILLIMETERS	*
Dimension Lim	iits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	Α	-	-	.043	-	-	1.10
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95
Standoff	A1	.000	ı	.006	0.00	-	0.15
Overall Width	E		.193 TYP.			4.90 BSC	
Molded Package Width	E1		.118 BSC			3.00 BSC	
Overall Length	D		.118 BSC			3.00 BSC	
Foot Length	L	.016	.024	.031	0.40	0.60	0.80
Footprint (Reference)	F		.037 REF			0.95 REF	
Foot Angle	ф	0°	-	8°	0°	-	8°
Lead Thickness	С	.003	.006	.009	0.08	1	0.23
Lead Width	В	.009	.012	.016	0.22	-	0.40
Mold Draft Angle Top	α	5°	ı	15°	5°	-	15°
Mold Draft Angle Bottom	β	5°	ı	15°	5°	-	15°

^{*}Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111

8-Lead Plastic Dual Flat No Lead Package (MF) 3x3x1 mm Body (DFN)



	Units		INCHES		М	ILLIMETERS	*
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	Α	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0.00	0.02	0.05
Lead Thickness	A3		.008 REF.			0.20 REF.	
Overall Length	Е		.118 BSC			3.00 BSC	
Exposed Pad Length (Note 4)	E2	.055		.096	1.39		2.45
Overall Width	D		.118 BSC			3.00 BSC	
Exposed Pad Width (Note 4)	D2	.047		.069	1.20		1.75
Lead Width	b	.007	.010	.015	0.23	0.26	0.37
Lead Length	L	.012	.019	.022	0.30	0.48	0.55

^{*}Controlling Parameter

Notes:

- 1. Package may have one or more exposed tie bars at ends.
- 2. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 3. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
- 4. Exposed pad dimensions vary with paddle size.
- 5. JEDEC equivalent: Pending

Drawing No. C04-062

TC1302A/B

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X- TC1302 Typ A/I	e V _{OUT1} V _{OUT2} Temp Package Tube	Examples a) TC1 b) TC1 c) TC1
Device:	TC1302A: Dual LDO with microcontroller RESET function TC1302B: Dual LDO with microcontroller RESET function	d) TC1
Output Voltage:	Vout1 A = 3.3V	b) TC1 c) TC1 d) TC1 TC1302 TC13021 TC13021
Temperature Range	MF = Dual, Flat, No Lead (3x3 mm body), 8-lead MFTR = Dual, Flat, No Lead (3x3 mm body), 8-lead (Tape and Reel) UA = Plastic Micro Small Outline (MSOP), 8-lead UATR = Plastic Micro Small Outline (MSOP), 8-lead (Tape and Reel)	

a)	TC1302A-FHVUATR:	Tape and Reel,
		8L-MSOP package.
b)	TC1302A-FHVUA:	8L-MSOP
	TO 40004 EUR #4ETD	package.
c)	TC1302A-FHVMFTR:	Tape and Reel,
	TO 40004 EUR #4E	8L-DFN package.
d)	TC1302A-FHVMF:	8L-DFN package.
۵)	TC1302B-FHVMFTR:	Tape and Reel,
a)	TC1302B-FHVWFTR.	8L-DFN package.
h)	TC1302B-FHVMF:	8L-DFN package.
b)		
c)	TC1302B-FHVUATR:	Tape and Reel,
		8L-MSOP package.
d)	TC1302B-FHVUA:	8L-MSOP package.

TC1302 Standard Parts

Device	V _{OUT1} /V _{OUT2} /Reset	Part Number
TC1302A	3.0/1.65	TC1302ADTVMF
TC1302B	3.0/1.65	TC1302BDTVMF
TC1302B	2.6/1.8	TC1302BHPVMF
TC1302B	2.5/1.8	TC1302BIPVMF

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

TC1302A/B

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, Keeloo, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334

Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950

Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Unit 915

Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F. World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China

Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building No. 2 Fengxiangnan Road, Ronggui Town Shunde City, Guangdong 528303, China Tel: 86-765-8395507 Fax: 86-765-8395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China

Tel: 86-532-5027355 Fax: 86-532-5027205

India

Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan Benex S-1 6F

3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan

Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

FUROPE

Austria

Durisolstrasse 2 A-4600 Wels Austria

Tel: 43-7242-2244-399

Fax: 43-7242-2244-393

Denmark Regus Business Centre

Lautrup hoj 1-3 Ballerup DK-2750 Denmark

Tel: 45-4420-9895 Fax: 45-4420-9910

France

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781

Fax: 33-1-69-30-90-79

Netherlands

P. A. De Biesbosch 14 NL-5152 SC Drunen, Netherlands Tel: 31-416-690399

Fax: 31-416-690340 United Kingdom

505 Eskdale Road Winnersh Triangle Wokingham

Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

07/28/03