

MN2020 DIGITALLY CONTROLLED PROGRAMMABLE-GAIN AMPLIFIER

ABSOLUTE MAXIMUM RATINGS

Operating Temperature	-55°C to +125°C
Specified Temperature	0°C to +70°C
	-55°C to +125°C ("H" Model)
Storage Temperature	-65°C to +150°C
+15V Supply (Pin 16)	-0.5 to +18 Volts
-15V Supply (Pin 6)	+0.5 to -18 Volts
+5V Supply (Pin 5)	-0.5 to +18 Volts
Analog Input (Pin 10)	±15 Volts
Digital Inputs (Pins 2-4)	0 to +Logic Supply (Note 1)

ORDERING INFORMATION

PART NUMBER _____ MN2020/H/B CH

Standard part is specified for 0°C to +70°C operation.

Add "H" for specified -55°C to +125°C operation.

Add "B" to "H" models for Environmental Stress Screening.

Add "CH" to "B" models for 100% screening according to MIL-H-38534.

SPECIFICATIONS (TA=+25°C, Supply Voltages ±15V, unless otherwise specified).

GAIN	MIN.	TYP.	MAX.	UNITS
Fixed Gain Settings	1, 2, 4, 8, 16, 32, 64, 128			
Gain Nonlinearity (Note 2): G = 1 G = 128		±0.002 ±0.04	±0.005 ±0.08	% FSR (Note 3) % FSR
Gain Accuracy (Note 4) G = 1: +25°C 0°C to +70°C -55°C to +125°C		±0.002 ±0.003 ±0.004	±0.005 ±0.008 ±0.01	% % %
G = 128: +25°C 0°C to +70°C -55°C to +125°C		±0.1 ±0.1 ±0.2	±0.2 ±0.2 ±0.4	% % %
INPUT CHARACTERISTICS				
Input Impedance		1000		MΩ
Input Voltage Range (@G=1)		±12		V
Offset Voltage (RTI) (Notes 5 and 6)				
Initial 25°C		100		μV
Drift vs. Temperature -55°C to +125°C		5		μV/°C
Input Bias Current: +25°C 0°C to +70°C -55°C to +125°C ("H" Model)		± 20 ± 3 ±150	±200 ± 10 ±500	pA nA nA
Voltage Noise (RTI) G=128 (0.1 to 10 Hz)		5		μVp-p
OUTPUT CHARACTERISTICS				
Output Voltage Swing	±10	±12		V
Output Current			5	mA
DYNAMIC CHARACTERISTICS				
Small Signal Bandwidth G=1 G=128		5 40		MHz KHz
Full Power Bandwidth (@G=1)		100		KHz
Slew Rate		12		V/μSec
Output Settling Time to ±0.1% 20V Step (Note 7) G=1 G=128		5 65	75	μSec μSec
GAIN SWITCHING				
Gain Control Logic Inputs				
Logical 1	+4.0			V
Logical 0			+0.8	V
Loading		1		μA
Gain Switching Time (Note 8)		0.6		μSec
POWER SUPPLY REQUIREMENTS (V_{OUT}=0)				
Power Supply Range		±15	±18	V
Current Drain (Analog Supply)		±9.2	±18	mA
Power Consumption		275	540	mW

Note 1: Digital inputs should not exceed logic supply level. Logic supply (pin 5) must be at least +5V to maintain logic levels

Note 2: See definition of gain nonlinearity on Page 3

Note 3: FSR = Full Scale Range. If output swing = ±12V, FSR = 24V.

Note 4: Measured between endpoints of input (output) range in order to negate the effects of the offset voltage.


Note 5: RTI = Referred to input

Note 6: Externally adjustable to zero


Note 7: For each gain value, the magnitude of the input step was chosen to make the output step 20V

Note 8: Between any two gain values

BLOCK DIAGRAM



PINNING



- | | |
|------------------------|------------------------|
| 1. DIGITAL GND. | 10. ANALOG INPUT |
| 2. A ₀ | 11. NO CONNECTION |
| 3. A ₁ | 12. ANALOG GND. |
| 4. A ₂ | 13. ANALOG GND. |
| 5. +15 VOLTS (DIGITAL) | 14. ANALOG GND. |
| 6. -15 VOLTS | 15. ANALOG GND. |
| 7. ANALOG OUTPUT | 16. +15 VOLTS (ANALOG) |
| 8. OFFSET ADJ. | 17. NO CONNECTION |
| 9. OFFSET ADJ. | 18. NO CONNECTION |

PROGRAMMABLE GAIN AMPLIFIER SPECIFICATION DEFINITIONS

GAIN—The ratio of the amplitude of output signal voltage to the amplitude of input signal voltage.

GAIN ACCURACY—Either the percentage that actual gain differs from ideal gain (%) or the amount that the output, at a certain gain and input level, differs from the ideal value (volts, % FSR).

GAIN NONLINEARITY—Maximum deviation of the input-output voltage transfer function from the ideal, expressed as a percentage of the full output voltage range (FSR).

GAIN SWITCHING TIME—The time necessary for the amplifier gain to settle to within 0.1% of its new value following the appearance of a new digital code at its gain coding terminals.

INITIAL OFFSET VOLTAGE (Referred to Input)—The collection of internal voltage offsets summed and treated as a single offset voltage source appearing in series with the input. This offset, multiplied by the programmed gain, will appear at the amplifier output, even when the input signal is zero. This offset voltage can normally be zeroed out with an external trimpot.

INITIAL OFFSET VOLTAGE (RTI) DRIFT vs TEMPERATURE—Drift in initial offset voltage resulting from temperature variations. Usually expressed as V/°C or ppm of FSR /°C.

INPUT BIAS CURRENT—The current drawn into (or out of) the input terminals of the amplifier when the amplifier is turned on and the input signal is zero (input grounded).

INPUT IMPEDANCE—Total impedance seen looking into the amplifier input terminal (with the load connected) with respect to analog ground.

LOADING—The apparent load that the digital gain coding inputs of the amplifier present to their driving circuits. Usually expressed as standard logic loads (e.g. 3 TTL Loads) or in terms of the current sourced or sunk when the input is a logic "0" or "1".

OUTPUT DRIVE CURRENT—Current that the amplifier will source or sink to the load while remaining within specification.

OUTPUT VOLTAGE SWING—Maximum allowable output excursion for faithful reproduction of the input signal. This is limited to several volts less than the associated power supply voltage range.

SETTLING TIME—The interval from the application of either an input step at a fixed gain or a new gain code at a fixed input level to the output's settling within a specified error band (usually 0.1%) of its final value.

SMALL SIGNAL BANDWIDTH—Frequency at which the amplifiers gain drops 3 dB from its D.C. value.

SLEW RATE—Maximum rate of change (V/Sec) in the output in response to a step change at the input or a gain change.

VOLTAGE NOISE (RTI) — Sum of the internal noise sources treated as a single source appearing in series with the input signal. The noise, multiplied by the programmed gain, will appear at the amplifier output. Voltage noise is dependent upon bandwidth and may be reduced by using the minimum bandwidth necessary for a given application.

TYPICAL CHARACTERISTICS

($T_A=25^{\circ}\text{C}$, Supplies $\pm 15\text{V}$)

GAIN CODES AND SETTLING TIMES


GAIN	DIGITAL CODE			OUTPUT SETTLING TIME* ($\pm 0.1\%$ 20V Step)
	A ₂	A ₁	A ₀	
1	0	0	0	2.5 μSec
2	0	0	1	3 μSec
4	0	1	0	4 μSec
8	0	1	1	6 μSec
16	1	0	0	8 μSec
		0	1	17 μSec
		1	0	33 μSec
		1	1	65 μSec

GAIN ACCURACIES


GAIN	ACCURACY (%)					
	25°C		0°C to 70°C		-55°C to +125°C	
	TYPICAL	MAX.	TYPICAL	MAX.	TYPICAL	MAX.
1	0.002	0.005	0.003	0.008	0.004	0.010
2	0.005	0.015	0.005	0.020	0.008	0.020
4	0.005	0.015	0.005	0.020	0.015	0.040
8	0.010	0.020	0.015	0.040	0.020	0.080
16	0.020	0.030	0.020	0.040	0.025	0.080
32	0.020	0.040	0.020	0.040	0.040	0.100
64	0.040	0.100	0.040	0.100	0.100	0.300
128	0.100	0.200	0.100	0.200	0.200	0.400

For each gain value the magnitude of the input step was chosen to make the output step 20V.


SMALL SIGNAL BANDWIDTH VS. GAIN (TYPICAL, $T_A=25^{\circ}\text{C}$)



GAIN ACCURACY VS. GAIN (TYPICAL, $T_A=0^{\circ}\text{C}$ to 70°C)



GAIN NONLINEARITY VS. GAIN (TYPICAL, $T_A=25^{\circ}\text{C}$)



APPLICATIONS INFORMATION:


OFFSET ADJUSTMENT:

The MN2020 meets all specifications without adjustment. However, the initial offset voltage may be adjusted to zero with the addition of a trimpot between pins 8 and 9 as shown in the block diagram. A 20K, 10 turn, <100 ppm/ $^{\circ}\text{C}$ TC trimpot should be used to minimize drift with temperature.

LAYOUT CONSIDERATIONS:

Proper attention to layout and decoupling is necessary to obtain specified accuracies. Analog and digital grounds are not connected internally. The four (4) analog commons (pins 12-15) and the digital common (pin 1) should be tied together as close to the package as possible, preferably to a large ground plane underneath the package. If these commons must be run separately, wide conductor runs should be used.

Power supplies should be decoupled with tantalum or electrolytic capacitors located close to the device package. For optimum results, $1\mu\text{F}$ capacitors paralleled by $0.01\mu\text{F}$ ceramic capacitors should be connected as shown in the adjacent diagram.



INTERFACING THE MN2020 TO POPULAR MICROPROCESSORS

The MN2020 can be easily interfaced to microprocessors for fully automated data acquisition or other applications where it is desirable to change gain under program control. Memory mapped I/O is recommended to take advantage of the powerful memory reference instructions available

in most microprocessor instruction sets. Detailed information is provided below for the 6800 Series and 8080 Series processors. Interfacing to other processors would be similar.


INTERFACING TO 6800 SERIES MICROPROCESSORS

Wiring and Timing Diagrams for interfacing the MN2020 with the 6800 family of microprocessors are shown in Figure 1. In this example, the MN2020's gain control inputs are addressed and written to as a memory location with the gain code in the three lowest order bits (D₀, D₁, D₂) of the accumulator. The address bus connections shown (A₁₄, A₁₃, and A₀) correspond to memory address 6001 hexadecimal. Redundant addressing of the MN2020 would occur at any address containing the bit combination A₁₄, A₁₃, A₀. The MN2020 may only be written to; attempts to


read the memory address assigned to the MN2020 will result in indeterminate (floating CMOS inputs) data.

The connections to the VMA, $\phi 2$ clock and R/W lines are used to insure correct timing and to prevent spurious data that may be present on the address bus during non-memory transfer operations from addressing the MN2020. When connected as shown, the MN2020 will be reset to a gain of 1 by a reset pulse from the hardware reset control line of the 6800 System.

CIRCUIT DIAGRAM



TIMING DIAGRAM




INTERFACING TO 8080 SERIES MICROPROCESSORS


Wiring and Timing Diagrams for interfacing the MN2020 with the 8080 family of microprocessors are shown in Figure 2. In this example, an 8228 system controller is used, and the MN2020 is treated as a standard I/O device. The gain code is written, as an output instruction, to the MN2020 which is located at I/O address 80 hexadecimal.

When the values of A₇, A₀, and $\overline{I/O \overline{W}}$ are "1", "0" and "0" respectively, the output of IC 1A will go to logic zero. When either of the address or $\overline{I/O \overline{W}}$ outputs leaves the above state, the output of IC2 is forced to a logic one, with the rising edge triggering the latch IC2 which strobes the gain code information into the MN2020.

CIRCUIT DIAGRAM




TIMING DIAGRAM



MN2020

12 Bit—16 Channel Data Acquisition System

WITH 19 BITS OF DYNAMIC RANGE AND AUTORANGING CAPABILITY



MEMORY MAP

Hex. Address	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
8000 (Write)	X	X	X	X	X	X	X	X	Starts A/D Converter
8001 (Read)	"1" "1" "1"			MSB	Bit 2	Bit 3	Bit 4		Digitized Data MSB Byte
8000 (Read)	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	LSB	Digitized Data LSB Byte
8002 (Write)	S/H	X	X	X	X	A ₂	A ₁	A ₀	PGA Gain S/H Command
8003 (Write)	X	X	X	X	A ₄	A ₂	A ₁	A ₀	Multiplexed S/H—Channel Address

- IC1, 2 74LS175
- IC3 74LS00
- IC4 74LS02
- IC5 74LS04
- IC6 74LS20