

R1LV1616HBG-I Series

Wide Temperature Range Version 16 M SRAM (1-Mword × 16-bit)

REJ03C0263-0100 Rev.1.00 Sep.21.2005

Description

The R1LV1616HBG-I Series is 16-Mbit static RAM organized 1-Mword × 16-bit. R1LV1616HBG-I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in 48-ball plastic FBGA for high density surface mounting.

Features

Single 3.0 V supply: 2.7 V to 3.6 VFast access time: 45/55 ns (max)

• Power dissipation:

Active: 9 mW/MHz (typ)Standby: 1.5 μW (typ)

• Completely static memory.

- No clock or timing strobe required

• Equal access and cycle times

• Common data input and output.

— Three state output

• Battery backup operation.


— 2 chip selection for battery backup

• Temperature range: -40 to +85°C

Ordering Information

Type No.	Access time	Package
R1LV1616HBG-4SI	45 ns	48-ball plastic FBGA with 0.75 mm ball pitch
R1LV1616HBG-5SI	55 ns	PTBG0048HF (48FHJ)

Pin Arrangement




Pin Description

Pin name	Function
A0 to A19	Address input
I/O0 to I/O15	Data input/output
CS1# (CS1)	Chip select 1
CS2	Chip select 2
WE# (WE)	Write enable
OE# (OE)	Output enable
LB# (LB)	Lower byte select
UB# (UB)	Upper byte select
V _{CC}	Power supply
V _{SS}	Ground
NU* ¹	Not used (test mode pin)

Note: 1. This pin should be connected to a ground (V_{SS}), or not be connected (open).

Block Diagram



Operation Table

CS1#	CS2	WE#	OE#	UB#	LB#	I/00 to I/07	I/O8 to I/O15	Operation
Н	×	×	×	×	×	High-Z	High-Z	Standby
×	L	×	×	×	×	High-Z	High-Z	Standby
×	×	×	×	Η	Ι	High-Z	High-Z	Standby
L	Ι	Ι	L	L	Ш	Dout	Dout	Read
L	Ι	Ι	L	Η	Ш	Dout	High-Z	Lower byte read
L	Ι	Ι	L	L	Η	High-Z	Dout	Upper byte read
L	Н	L	×	L	L	Din	Din	Write
L	Н	L	×	Н	L	Din	High-Z	Lower byte write
L	Η	Ĺ	×	L	Н	High-Z	Din	Upper byte write
L	Н	Н	Н	×	×	High-Z	High-Z	Output disable

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Terminal voltage on any pin relative to V _{SS}	V _T	$-0.5*^{1}$ to $V_{CC} + 0.3*^{2}$	V
Power dissipation	P _T	1.0	W
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1. V_T min: -2.0 V for pulse half-width ≤ 10 ns.

2. Maximum voltage is +4.6 V.

DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V _{CC}	2.7	3.0	3.6	V	
	V _{SS}	0	0	0	V	
Input high voltage	V _{IH}	2.2	_	$V_{CC} + 0.3$	V	
Input low voltage	V_{IL}	-0.3	_	0.6	V	1
Ambient temperature range	Та	-40	_	+85	°C	

Note: 1. V_{IL} min: -2.0 V for pulse half-width ≤ 10 ns.

DC Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I _{LI}	_	_	1	μΑ	Vin = V _{SS} to V _{CC}
Output leakage current	I _{LO}	_	_	1	μΑ	CS1# = V _{IH} or CS2 = V _{IL} or
						$OE\# = V_{IH}$ or $WE\# = V_{IL}$ or
						LB# = UB# = V_{IH} , $V_{I/O} = V_{SS}$ to V_{CC}
Operating current	I _{cc}			20	mA	$CS1# = V_{IL}, CS2 = V_{IH},$
			1			Others = V_{IH}/V_{IL} , $I_{I/O} = 0$ mA
Average operating current	I _{CC1}	_	22* ¹	35	mA	Min. cycle, duty = 100%,
	(READ)					$I_{I/O} = 0$ mA, CS1# = V_{IL} , CS2 = V_{IH} ,
			30* ¹	50	A	WE# = V_{IH} , Others = V_{IH}/V_{IL}
	I _{CC1}	_	30**	50	mA	Min. cycle, duty = 100%, $I_{I/O} = 0$ mA, CS1# = V_{IL} , CS2 = V_{IH} ,
						Others = V_{IH}/V_{IL}
	I _{CC2}		3* ¹	8	mA	Cycle time = 70 ns, duty = 100%,
	(READ)				1117	$I_{I/O} = 0 \text{ mA}, \text{ CS1}\# = V_{IL}, \text{ CS2} = V_{IH},$
	(* ,					$WE# = V_{IH}, Others = V_{IH}/V_{IL}$
						Address increment scan or decrement
						scan
	I _{CC2}	_	20* ¹	30	mΑ	Cycle time = 70 ns, duty = 100%,
						$I_{I/O} = 0$ mA, CS1# = V_{IL} , CS2 = V_{IH} ,
						Others = V_{IH}/V_{IL}
						Address increment scan or decrement
			0.1			scan
	I _{CC3}	_	3* ¹	8	mA	Cycle time = 1 μ s, duty = 100%,
						$I_{I/O} = 0$ mA, CS1# ≤ 0.2 V, CS2 \geq V _{CC} $- 0.2$ V
						$V_{IH} \ge V_{CC} - 0.2 \text{ V}, V_{IL} \le 0.2 \text{ V}$
Standby current	I _{SB}	_	0.1*1	0.5	mA	CS2 = V _{IL}
	I _{SB1}		0.5*1	8	μA	0 V ≤ Vin
	.361		0.0		per t	(1) 0 V ≤ CS2 ≤ 0.2 V or
						(2) CS1# \geq V _{CC} $-$ 0.2 V,
						CS2 ≥ V _{CC} – 0.2 V or
						(3) LB# = UB# \geq V _{CC} $-$ 0.2 V,
						$CS2 \ge V_{CC} - 0.2 V,$
						CS1# ≤ 0.2 V
	.,					Average value
Output high voltage	V _{OH}	2.4			V	I _{OH} = -1 mA
Output law valte	V _{OH}	V _{CC} – 0.2	_	0.4	V	$I_{OH} = -100 \mu\text{A}$
Output low voltage	V _{OL}	_	_	0.4	V	I _{OL} = 2 mA
	V_{OL}		_	0.2	V	I _{OL} = 100 μA

Notes: 1. Typical values are at $V_{CC} = 3.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and not guaranteed.

Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	C _{I/O}	_	_	10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics


 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{CC} = 2.7 \text{ V to } 3.6 \text{ V})$

Test Conditions

• Input pulse levels: $V_{IL} = 0.4 \text{ V}$, $V_{IH} = 2.4 \text{ V}$

• Input rise and fall time: 5 ns

Input and output timing reference levels: 1.4 V
Output load: See figures (Including scope and jig)



Read Cycle

			R1LV16	16HBG-I			
		-4	SI	-5	SI		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	45	_	55	_	ns	
Address access time	t _{AA}	_	45	_	55	ns	
Chip select access time	t _{ACS1}	_	45	_	55	ns	
	t _{ACS2}	_	45	_	55	ns	
Output enable to output valid	t _{OE}	_	30	_	35	ns	
Output hold from address change	t _{OH}	10	_	10	_	ns	
LB#, UB# access time	t _{BA}	_	45	_	55	ns	
Chip select to output in low-Z	t _{CLZ1}	10	_	10	_	ns	2, 3
	t _{CLZ2}	10	_	10	_	ns	2, 3
LB#, UB# enable to low-Z	t _{BLZ}	5	_	5	_	ns	2, 3
Output enable to output in low-Z	t _{OLZ}	5	_	5	_	ns	2, 3
Chip deselect to output in high-Z	t _{CHZ1}	0	20	0	20	ns	1, 2, 3
	t _{CHZ2}	0	20	0	20	ns	1, 2, 3
LB#, UB# disable to high-Z	t _{BHZ}	0	15	0	20	ns	1, 2, 3
Output disable to output in high-Z	t _{OHZ}	0	15	0	20	ns	1, 2, 3

Write Cycle


		R1LV1616HBG-I					
		-4	SI	-5	SI		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	45		55		ns	
Address valid to end of write	t _{AW}	45	_	50	_	ns	
Chip selection to end of write	t _{CW}	45	_	50	_	ns	5
Write pulse width	t _{WP}	35	_	40	_	ns	4
LB#, UB# valid to end of write	t _{BW}	45	_	50	_	ns	
Address setup time	t _{AS}	0	_	0	_	ns	6
Write recovery time	t _{WR}	0	_	0	_	ns	7
Data to write time overlap	t _{DW}	25	_	25	_	ns	
Data hold from write time	t _{DH}	0	_	0	_	ns	
Output active from end of write	t _{OW}	5	_	5	_	ns	2
Output disable to output in high-Z	t _{OHZ}	0	15	0	20	ns	1, 2
Write to output in high-Z	t _{WHZ}	0	15	0	20	ns	1, 2

Notes: 1. t_{CHZ} , t_{OHZ} , t_{WHZ} and t_{BHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.
- 4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low. A write ends at the earliest transition among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. twp is measured from the beginning of write to the end of write.
- 5. t_{CW} is measured from the later of CS1# going low or CS2 going high to the end of write.
- 6. t_{AS} is measured from the address valid to the beginning of write.
- 7. t_{WR} is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.

Timing Waveform


Read Cycle




Write Cycle (1) (WE# Clock)



Write Cycle (2) (CS1#, CS2 Clock, OE# = V_{IH})



Write Cycle (3) (LB#, UB# Clock, OE# = V_{IH})



Low V_{CC} Data Retention Characteristics


 $(Ta = -40 \text{ to } +85^{\circ}C)$

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions* ²
V _{CC} for data retention	V_{DR}	1.5		3.6	V	$\begin{split} & \text{Vin} \geq 0 \text{ V} \\ & \text{(1) } 0 \text{ V} \leq \text{CS2} \leq 0.2 \text{ V or} \\ & \text{(2) } \text{CS2} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ & \text{CS1\#} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or} \\ & \text{(3) } \text{LB\#} = \text{UB\#} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ & \text{CS2} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ & \text{CS1\#} \leq 0.2 \text{ V} \end{split}$
Data retention current	I _{CCDR}		0.5*1	æ	μА	$\begin{split} &V_{CC} = 3.0 \text{ V}, \text{ Vin } \ge 0 \text{ V} \\ &(1) \text{ 0 V } \le \text{CS2} \le 0.2 \text{ V or} \\ &(2) \text{ CS2 } \ge \text{V}_{CC} - 0.2 \text{ V}, \\ &\text{CS1\#} \ge \text{V}_{CC} - 0.2 \text{ V or} \\ &(3) \text{ LB\#} = \text{UB\#} \ge \text{V}_{CC} - 0.2 \text{ V}, \\ &\text{CS2 } \ge \text{V}_{CC} - 0.2 \text{ V}, \\ &\text{CS1\#} \le 0.2 \text{ V} \\ &\text{Average value} \end{split}$
Chip deselect to data retention time	t _{CDR}	0	_	_	ns	See retention waveforms
Operation recovery time	t _R	5	_	_	ms	


Notes: 1. Typical values are at $V_{CC} = 3.0 \text{ V}$, $Ta = +25^{\circ}C$ and not guaranteed.

CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB#, UB# buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE#, OE#, CS1#, LB#, UB#, I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ V_{CC} – 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE#, OE#, LB#, UB#, I/O) can be in the high impedance state.


Low V_{CC} Data Retention Timing Waveform (1) (CS1# Controlled)



Low V_{CC} Data Retention Timing Waveform (2) (CS2 Controlled)



Low V_{CC} Data Retention Timing Waveform (3) (LB#, UB# Controlled)



Revision History

R1LV1616HBG-I Series Data Sheet

Rev.	Date		Contents of Modification					
		Page	Description					
0.01	Apr. 29. 2005	_	Initial issue					
1.00	Sep. 21. 2005	_	Deletion of Preliminary					

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

0.000	 	~	All michte m		