

700-939/40 + 700-964 + 318 7068 + 329-4778

**TOSHIBA**

**TC55257DPL/DFL/DFTL/DTRL-55L,-70L,-85L**

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

32,768-WORD BY 8-BIT STATIC RAM

**DESCRIPTION**

The TC55257DPL/DFL/DFTL/DTRL is a 262,144-bit static random access memory (SRAM) organized as 32,768 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 5 V ± 10% power supply. Advanced circuit technology provides both high speed and low power at an operating current of 5 mA/MHz (typ) and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 0.3 μA standby current (typ) when chip enable (CE) is asserted high. There are two control inputs. CE is used to select the device and for data retention control, and output enable (OE) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. The TC55257DPL/DFL/DFTL/DTRL is available in a standard plastic 28-pin dual-in-line package (DIP), plastic 28-pin small-outline package (SOP) and normal and reverse pinout plastic 28-pin thin-small-outline package (TSOP).

**FEATURES**

- Low-power dissipation  
Operating: 27.5 mW/MHz (typical)
- Standby current of 2 μA (maximum) at Ta = 25°C
- Single power supply voltage of 5 V ± 10%
- Power down features using CE.
- Data retention supply voltage of 2 to 5.5 V
- Direct TTL compatibility for all inputs and outputs

• Access Times (maximum):


	TC55257DPL/DFL/DFTL/DTRL		
	-55L	-70L	-85L
Access Time	55 ns	70 ns	85 ns
CE Access Time	55 ns	70 ns	85 ns
OE Access Time	30 ns	35 ns	45 ns

Packages:

- DIP28-P-600-2.54 (DPL) (Weight: 4.42 g typ)
- SOP28-P-450-1.27 (DFL) (Weight: 0.79 g typ)
- TSOP I 28-P-0.55 (DFTL) (Weight: 0.22 g typ)
- TSOP I 28-P-0.55A (DTRL) (Weight: 0.22 g typ)

**PIN ASSIGNMENT (TOP VIEW)**

○ 28 PIN DIP & SOP



○ 28 PIN TSOP

(Normal pinout)



(Reverse pinout)



**PIN NAMES**

A0 to A14	Address Inputs
R/W	Read/Write Control
OE	Output Enable
CE	Chip Enable
IO1 to IO8	Data Input/Output
VDD	Power (+ 5V)
GND	Ground

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
PIN NAME	OE	A <sub>11</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>13</sub>	R/W	VDD	A <sub>14</sub>	A <sub>12</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>
PIN NO.	15	16	17	18	19	20	21	22	23	24	25	26	27	28
PIN NAME	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	IO1	IO2	IO3	GND	IO4	IO5	IO6	IO7	IO8	CE	A <sub>10</sub>

961001EBA1

• TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


• The products described in this document are subject to foreign exchange and foreign trade control laws.

• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

• The information contained herein is subject to change without notice.

2

**BLOCK DIAGRAM**



**OPERATION MODE**

MODE	$\overline{CE}$	$\overline{OE}$	R/W	I/O1 to I/O8	POWER
Read	L	L	H	D <sub>OUT</sub>	I <sub>DDO</sub>
Write	L	x	L	D <sub>IN</sub>	I <sub>DDO</sub>
Outputs Disabled	L	H	H	High-Z	I <sub>DDO</sub>
Standby	H	x	x	High-Z	I <sub>DDO</sub>

Note: x = don't care. H = logic high. L = logic low.

**ABSOLUTE MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>DD</sub>	Power Supply Voltage	- 0.3 to 7.0	V
V <sub>IN</sub>	Input Voltage	- 0.3* to 7.0	V
V <sub>IO</sub>	Input/Output Voltage	- 0.5* to V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1.0/0.6**	W
T <sub>solder</sub>	Soldering Temperature (10 s)	260	°C
T <sub>strg</sub>	Storage Temperature	- 55 to 150	°C
T <sub>opr</sub>	Operating Temperature	0 to 70	°C

\* - 3.0 V when measured at a pulse width of 50 ns  
 \*\* SOP

**DC RECOMMENDED OPERATING CONDITIONS (Ta = 0° to 70°C)**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.3	
V <sub>IL</sub>	Input Low Voltage	- 0.3*	-	0.8	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	

\* - 3.0 V when measured at a pulse width of 50 ns

**DC CHARACTERISTICS (Ta = 0° to 70°C, V<sub>DD</sub> = 5 V ± 10%)**

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 V to V <sub>DD</sub>	-	-	± 1.0	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4 V	- 1.0	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4 V	4.0	-	-	mA	
I <sub>LO</sub>	Output Leakage Current	CE = V <sub>IH</sub> or RW = V <sub>IL</sub> or OE = V <sub>IH</sub> V <sub>OUT</sub> = 0 V to V <sub>DD</sub>	-	-	± 1.0	μA	
I <sub>DDO1</sub>	Operating Current	CE = V <sub>IL</sub> RW = V <sub>IH</sub> , I <sub>OUT</sub> = 0 mA Other Inputs = V <sub>IH</sub> /V <sub>IL</sub>	t <sub>cycle</sub> = 1 μs	-	10	-	mA
			t <sub>cycle</sub> = min	-	-	70	
I <sub>DDO2</sub>	Operating Current	CE = 0.2 V RW = V <sub>DD</sub> - 0.2 V, I <sub>OUT</sub> = 0 mA Other Inputs = V <sub>DD</sub> - 0.2 V/0.2 V	t <sub>cycle</sub> = 1 μs	-	5	-	mA
			t <sub>cycle</sub> = min	-	-	60	
I <sub>DDs1</sub>	Standby Current	CE = V <sub>IH</sub>	-	-	3	mA	
I <sub>DDs2</sub>		CE = V <sub>DD</sub> - 0.2 V V <sub>DD</sub> = 2.0 to 5.5 V	Ta = 0° to 70°C	-	-	20	μA
			Ta = 25°C	-	0.3	2	

**CAPACITANCE (Ta = 25°C, f = 1 MHz)**

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

4

**AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = 0° to 70°C, VDD = 5 V ± 10%)**

**READ CYCLE**

SYMBOL	PARAMETER	TC55257DPL/DFL/DFTL/DTRL						UNIT
		-55L		-70L		-85L		
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	55	-	70	-	85	-	ns
t <sub>ACC</sub>	Address Access Time	-	55	-	70	-	85	
t <sub>CO</sub>	Chip Enable Access Time	-	55	-	70	-	85	
t <sub>OE</sub>	Output Enable Access Time	-	30	-	35	-	45	
t <sub>COE</sub>	Chip Enable Low to Output Active	10	-	10	-	10	-	
t <sub>OEE</sub>	Output Enable Low to Output Active	5	-	5	-	5	-	
t <sub>OD</sub>	Chip Enable High to Output High-Z	-	20	-	25	-	30	
t <sub>ODO</sub>	Output Enable High to Output High-Z	-	20	-	25	-	30	
t <sub>OH</sub>	Output Data Hold Time	10	-	10	-	10	-	

**WRITE CYCLE**

SYMBOL	PARAMETER	TC55257DPL/DFL/DFTL/DTRL						UNIT
		-55L		-70L		-85L		
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	55	-	70	-	85	-	ns
t <sub>WP</sub>	Write Pulse Width	45	-	50	-	60	-	
t <sub>CW</sub>	Chip Enable to End of Write	50	-	60	-	65	-	
t <sub>AS</sub>	Address Setup Time	0	-	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	
t <sub>ODW</sub>	R/W Low to Output High-Z	-	20	-	25	-	30	
t <sub>OEW</sub>	R/W High to Output Active	5	-	5	-	5	-	
t <sub>DS</sub>	Data Setup Time	25	-	30	-	40	-	
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	

**AC TEST CONDITIONS**

Output load: 30 pF + one TTL gate (-55L)

100 pF + one TTL gate (-70L, -85L)

Input pulse level: 0.6 V, 2.4 V

Timing measurements: 1.5 V


Reference level: 1.5 V

t<sub>R</sub>, t<sub>F</sub>: 5 ns


S

**TIMING DIAGRAMS**

**READ CYCLE (See Note 1)**




**WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)**



6

WRITE CYCLE 2 ( $\overline{CE}$  CONTROLLED) (See Note 4)



Note: (1) R/W remains HIGH for the read cycle.

- (2) If  $\overline{CE}$  goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If  $\overline{CE}$  goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

*Handwritten mark*


**DATA RETENTION CHARACTERISTICS (Ta = 0° to 70°C)**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V
I <sub>DD52</sub>	Standby Current	V <sub>DH</sub> = 3.0 V	-	10*	μA
		V <sub>DH</sub> = 5.5 V	-	20	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time	0	-	-	ns
t <sub>R</sub>	Recovery Time	t <sub>RC</sub> (See Note)	-	-	

\* 2 μA (max) at Ta = 0° to 40°C

Note: Read cycle time.

**CE CONTROLLED DATA RETENTION MODE**




Note: When  $\overline{CE}$  is operating at the V<sub>IH</sub> level (2.2 V), the standby current is given by I<sub>DD51</sub> during the transition of V<sub>DD</sub> from 4.5 to 2.4 V.

8

PACKAGE DIMENSIONS (DIP28-P-600-2.54)

Units in mm




Weight: 4.42 g (typ)



PACKAGE DIMENSIONS (SOP28-P-450-1.27)


Units in mm



Weight: 0.79 g (typ)

PACKAGE DIMENSIONS (TSOP I 28-P-0.55)

Units in mm




Weight: 0.22 g (typ)

11

PACKAGE DIMENSIONS (TSOP I 28-P-0.55A)

Units in mm



Weight: 0.22 g (typ)

12/12