1.3 Watt Audio Power Amplifier with Fast Turn On Time

The NCP9002 is an audio power amplifier designed for portable communication device applications such as mobile phone applications. The NCP9002 is capable of delivering 1.3 W of continuous average power to an 8.0 Ω BTL load from a 5.0 V power supply, and 1.0 W to a 4.0 Ω BTL load from a 3.6 V power supply.

The NCP9002 provides high quality audio while requiring few external components and minimal power consumption. It features a low–power consumption shutdown mode, which is achieved by driving the SHUTDOWN pin with logic low.

The NCP9002 contains circuitry to prevent from "pop and click" noise that would otherwise occur during turn–on and turn–off transitions.

For maximum flexibility, the NCP9002 provides an externally controlled gain (with resistors), as well as an externally controlled turn–on time (with the bypass capacitor). When using a 1 μ F bypass capacitor, it offers 100 ms wake up time.

Due to its excellent PSRR, it can be directly connected to the battery, saving the use of an LDO.

This device is available in a 9-Pin Flip-Chip CSP (Lead-Free).

Features

- 1.3 W to an 8.0 Ω BTL Load from a 5.0 V Power Supply
- Excellent PSRR: Direct Connection to the Battery
- "Pop and Click" Noise Protection Circuit
- Ultra Low Current Shutdown Mode: 10 nA
- 2.2 V-5.5 V Operation
- External Gain Configuration Capability
- External Turn-on Time Configuration Capability: 100 ms (1 μF Bypass Capacitor)
- Up to 1.0 nF Capacitive Load Driving Capability
- Thermal Overload Protection Circuitry
- This is a Pb–Free Device


Typical Applications


- Portable Electronic Devices
- PDAs
- Wireless Phones



ON Semiconductor®

http://onsemi.com





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.





Figure 1. Typical Audio Amplifier Application Circuit with Single Ended Input





This device contains 671 active transistors and 1899 MOS gates.

PIN DESCRIPTION

Pin	Туре	Symbol	Description	
A1	I	INM	Negative input of the first amplifier, receives the audio input signal. Connected to the feedback resistor ${\sf R}_{\sf f}$ and to the input resistor ${\sf R}_{\sf in}$.	
A2	0	OUTA	Negative output of the NCP9002. Connected to the load and to the feedback resistor Rf.	
A3	I	INP	Positive input of the first amplifier, receives the common mode voltage.	
B1	I	VM_P	Power Analog Ground.	
B2	I	VM	Core Analog Ground.	
B3	I	Vp	Positive analog supply of the cell. Range: 2.2 V–5.5 V.	
C1	I	BYPASS	Bypass capacitor pin which provides the common mode voltage (Vp/2).	
C2	0	OUTB	Positive output of the NCP9002. Connected to the load.	
C3	I	SHUTDOWN	The device enters in shutdown mode when a low level is applied on this pin.	

MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	Vp	6.0	V
Operating Supply Voltage	Ор Vр	2.2 to 5.5 V 2.0 V = Functional Only	-
Input Voltage	V _{in}	-0.3 to Vcc +0.3	V
Max Output Current	lout	500	mA
Power Dissipation (Note 2)	Pd	Internally Limited	-
Operating Ambient Temperature	T _A	-40 to +85	°C
Max Junction Temperature	TJ	150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Thermal Resistance Junction-to-Air	R _{θJA}	(Note 3)	°C/W
ESD Protection Human Body Model (HBM) (Note 4) Machine Model (MM) (Note 5)	-	6000 >250	V
Latchup Current at $T_A = 85^{\circ}C$ (Note 6)	-	±100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at $T_A = +25^{\circ}C$.

2. The thermal shutdown set to 160°C (typical) avoids irreversible damage on the device due to power dissipation. For further information see

dissipation.


4. Human Body Model, 100 pF discharge through a 1.5 kΩ resistor following specification JESD22/A114.


5. Machine Model, 200 pF discharged through all pins following specification JESD22/A115.


6. Maximum ratings per JEDEC standard JESD78.


Characteristic	Symbol	Conditions	Min (Note 7)	Тур	Max (Note 7)	Unit
Supply Quiescent Current	l _{dd}	$V_p = 2.6$ V, No Load $V_p = 5.0$ V, No Load		1.5 1.7	4	mA
		$V_p = 2.6 V, 8 Ω$ $V_p = 5.0 V, 8 Ω$		1.7 1.9	5.5	
Common Mode Voltage	V _{cm}	_	-	V _p /2	-	V
Shutdown Current	I _{SD}	$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-	0.01	0.5 1.0	μA
Shutdown Voltage High	V _{SDIH}	_	1.2	-	-	V
Shutdown Voltage Low	V _{SDIL}	_	-	_	0.4	V
Turning On Time (Note 9)	T _{WU}	C _{by} = 1 μF	-	90	-	ms
Turning Off Time	T _{OFF}	-	-	1.0	-	μs
Output Impedance in Shutdown Mode	Z _{SD}	_	-	10	-	kΩ
Output Swing	V _{loadpeak}	$V_p = 2.6 V, R_L = 8.0 \Omega$ $V_p = 5.0 V, R_L = 8.0 \Omega$ (Note 8)	1.6	2.20		V
		$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$	4.0 3.85	4.50		
Rms Output Power	Po	V_p = 2.6 V, R _L = 4.0 Ω THD + N < 0.1% V_p = 2.6 V, R _L = 8.0 Ω	-	0.40 0.30	-	W
		THD + N < 0.1% V _p = 5.0 V, R _L = 8.0 Ω THD + N < 0.1%	_	1.20	_	
Maximum Power Dissipation (Note 9)	P _{Dmax}	$V_p = 5.0 \text{ V}, \ R_L = 8.0 \Omega$	-	-	0.65	W
Output Offset Voltage	V _{OS}	V _p = 2.6 V V _p = 5.0 V	-30		30	mV
Signal-to-Noise Ratio	SNR	V _p = 2.6 V, G = 2.0 10 Hz < F < 20 kHz	-	84	-	dB
		V _p = 5.0 V, G = 10 10 Hz < F < 20 kHz	-	77	-	
Positive Supply Rejection Ratio	PSRR V+	$\begin{array}{l} G=2.0, \ R_{L}=8.0 \ \Omega \\ Vp_{ripple_pp}=200 \ mV \\ C_{by}=1.0 \ \muF \\ \\ Input Terminated with 10 \Omega \\ F=217 \ Hz \end{array}$				dB
		$V_p = 5.0 V$	-	-64	-	
		V _p = 3.0 V V _p = 2.6 V	_	-72 -73	-	
		F = 1.0 kHz V _p = 5.0 V	-	-64	-	
		$V_{p} = 3.0 V$ $V_{p} = 2.6 V$		-74 -75		
Efficiency	η	$V_p = 2.6 \text{ V}, \text{ P}_{orms} = 320 \text{ mW}$ $V_p = 5.0 \text{ V}, \text{ P}_{orms} = 1.0 \text{ W}$		48 63		%
Thermal Shutdown Temperature (Note 10)	T _{sd}		140	160	180	°C
Total Harmonic Distortion	THD	V _p = 2.6, F = 1.0 kHz	-	-	-	%
		$R_{L} = 4.0 \Omega, A_{V} = 2.0$ $P_{O} = 0.32 W$		0.04 -		
	1	1	1	1	1	1

Min/Max limits are guaranteed by design, test or statistical analysis.
This parameter is guaranteed but not tested in production in case of a 5.0 V power supply.
See page 11 for a theoretical approach of this parameter.
For this parameter, the Min/Max values are given for information.














Figure 29. Maximum Die Temperature versus PCB Heatsink Area




Figure 30. Zero Pop Noise Turn On Sequence with Differential Input to Ground; C_{in} = 100 nF, R_{in} = 24 Ω , R_f = 100 k Ω , C_{byp} = 1 μ F, R_L = 8 Ω




Figure 32. Zero Pop Noise Turn Off Sequence with Differential Input to Ground; C_{in} = 100 nF, R_{in} = 24 Ω , R_f = 100 k Ω , C_{byp} = 1 μ F, R_L = 8 Ω




Figure 31. Zero Pop Noise Turn On Sequence with Differential Audio Source; C_{in} = 100 nF, R_{in} = 24 Ω , R_f = 100 k Ω , C_{byp} = 1 μ F, R_L = 8 Ω




Figure 33. Zero Pop Noise Turn Off Sequence with Differential Audio Source; C_{in} = 100 nF, R_{in} = 24 Ω , R_f = 100 k Ω , C_{byp} = 1 μ F, R_L = 8 Ω

APPLICATION INFORMATION

Detailed Description

The NCP9002 audio amplifier can operate under 2.6 V until 5.5 V power supply. With less than 1% THD+N, B version can deliver up to 1.2 W rms output power to an 8.0 Ω load (V_p = 5.0 V). If application allows to reach 10% THD+N, then 1.6 W can be provided using a 5.0 V power supply.

The structure of the NCP9002 is basically composed of two identical internal power amplifiers; the first one is externally configurable with gain-setting resistors Rin and R_f (the closed-loop gain is fixed by the ratios of these resistors) and the second is internally fixed in an inverting unity-gain configuration by two resistors of 20 k Ω . So the load is driven differentially through OUTA and OUTB outputs. This configuration eliminates the need for an output coupling capacitor. The NCP9002 has around $10 \text{ k}\Omega$ output impedance in the shutdown mode.

Internal Power Amplifier

The output PMOS and NMOS transistors of the amplifier were designed to deliver the output power of the specifications without clipping. The channel resistance (Ron) of the NMOS and PMOS transistors does not exceed 0.6Ω when they drive current.

The structure of the internal power amplifier is composed of three symmetrical gain stages, first and medium gain stages are transconductance gain stages to obtain maximum bandwidth and DC gain.

Turn-On and Turn-Off Transitions

A cycle with a turn-on and turn-off transition is illustrated with plots that show both single ended signals on the previous page.

In order to eliminate "pop and click" noises during transitions, output power in the load must be slowly established or cut. When logic high is applied to the shutdown pin, the bypass voltage begins to rise exponentially and once the output DC level is around the common mode voltage, the gain is established instantaneously. This way to turn-on the device is optimized in terms of rejection of "pop and click" noises.

The device has the same behavior when it is turned-off by a logic low on the shutdown pin. During the shutdown mode, amplifier outputs are connected to the ground.

When a shutdown low level is applied, with 1 µF bypass capacitor, it takes 65 ms before the DC output level is tied to Ground on each output. However, no audio signal will be provided to the BTL load only 1 µs after the falling edge on the shutdown pin.

With 1 µF bypass capacitor, turn on time is set to 90 ms. This fast turn on time added to a very low shutdown current saves battery life and brings flexibility when designing the audio section of the final application.

NCP9002 is a zero pop noise device when using a differential audio input. In case of a single ended one, there is no audible pop click noise, especially when the input cut off frequency is higher than 100 Hz.

Shutdown Function

The device enters shutdown mode when shutdown signal is low. During the shutdown mode, the DC quiescent current of the circuit does not exceed 100 nA. In this configuration, the output impedance is 10 k Ω on each output.

Current Limit Circuit

The maximum output power of the circuit (Porms = 1.0 W, $V_p = 5.0$ V, $R_L = 8.0 \Omega$) requires a peak current in the load of 500 mA.

In order to limit the excessive power dissipation in the load when a short-circuit occurs, the current limit in the load is fixed to 800 mA. The current in the four output MOS transistors are real-time controlled, and when one current exceeds 800 mA, the gate voltage of the MOS transistor is clipped and no more current can be delivered.

Thermal Overload Protection

Internal amplifiers are switched off when the temperature exceeds 160°C, and will be switched on again only when the temperature decreases fewer than 140°C.

The NCP9002 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor and a proper bypassing capacitor in the typical application.

The first amplifier is externally configurable (Rf and Rin), while the second is fixed in an inverting unity gain configuration.

The differential-ended amplifier presents two major advantages:

- The possible output power is four times larger (the output swing is doubled) as compared to a single-ended amplifier under the same conditions.
- _ Output pins (OUTA and OUTB) are biased at the same potential $V_p/2$, this eliminates the need for an output coupling capacitor required with a single-ended amplifier configuration.

The differential closed loop-gain of the amplifier is R٢ Vorme

given by
$$A_{Vd} = 2 * \frac{R_{I}}{R_{in}} = \frac{V_{OIIIS}}{V_{inrms}}$$
.

Output power delivered to the load is given by

 $P_{orms} = \frac{(Vopeak)^2}{2 R_L}$ (Vopeak is the peak differential output voltage).

When choosing gain configuration to obtain the desired output power, check that the amplifier is not current limited or clipped.

The maximum current which can be delivered to the load Vanaak

is 500 mA lopeak =
$$\frac{\text{vopeak}}{\text{RL}}$$
.

Gain-Setting Resistor Selection (Rin and Rf)

Rin and Rf set the closed-loop gain of the amplifier.

In order to optimize device and system performance, the NCP9002 should be used in low gain configurations.

The low gain configuration minimizes THD + noise values and maximizes the signal to noise ratio, and the amplifier can still be used without running into the bandwidth limitations.

A closed loop gain in the range from 2 to 5 is recommended to optimize overall system performance.

An input resistor (R_{in}) value of 22 k Ω is realistic in most of applications, and doesn't require the use of a too large capacitor C_{in} .

Input Capacitor Selection (Cin)

The input coupling capacitor blocks the DC voltage at the amplifier input terminal. This capacitor creates a high–pass filter with R_{in} , the cut–off frequency is given by

$$fc = \frac{1}{2 * \Pi * R_{in} * C_{in}}.$$

The size of the capacitor must be large enough to couple in low frequencies without severe attenuation. However a large input coupling capacitor requires more time to reach its quiescent DC voltage $(V_p/2)$ and can increase the turn–on pops when a single ended audio input is used.

An input capacitor value between 33 nF and 220 nF performs well in many applications (With $R_{in} = 22 \text{ K}\Omega$).

Bypass Capacitor Selection (Cby)

The bypass capacitor Cby provides half-supply filtering and determines how fast the NCP9002 turns on (see Figure 21). With a differential audio input, the amplifier will be a zero pop noise device no matter the bypass capacitor.

With a single ended audio input, this capacitor is a critical component to minimize the turn–on pop. A 1.0 μF bypass capacitor value (C_{in} = < 0.39 μF) should produce clickless and popless shutdown transitions. The amplifier is still functional with a 0.1 μF capacitor value but is more susceptible to "pop and click" noises.

Thus, a 1.0 µF bypassing capacitor is recommended.


ORDERING INFORMATION


Device	Marking	Package	Shipping [†]
NCP9002FCT2G	MAZ	9–Pin Flip–Chip CSP (Pb–Free)	3000/Tape and Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

9-PIN FLIP-CHIP CSP **FC SUFFIX** CASE 499AL-01 ISSUE O





- NOTES
- 1. DIMENSIONING AND TOLERANCING PER
- 2.
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETERS. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS. 3.

	MILLIMETERS	
DIM	MIN	MAX
Α	0.540	0.660
A1	0.210	0.270
A2	0.330	0.390
D	1.450 BSC	
Е	1.450 BSC	
b	0.290	0.340
е	0.500 BSC 1.000 BSC	
D1		
E1	1.000	BSC

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative