# Power MOSFET

## 20 V, 4.1 A, Dual N–Channel ChipFET™

## Features

- Low R<sub>DS(on)</sub> and Fast Switching Speed
- Leadless ChipFET Package has 40% Smaller Footprint than TSOP-6
- Excellent Thermal Capabilities Where Heat Transfer is Required
- Pb–Free Package is Available

## Applications

- DC-DC Buck/Boost Converters
- Battery and Low Side Switching in Portable Equipment Such as MP3 Players, Cell Phones, DSCs and PDAs
- Level Shifting

## **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	20	V
Gate-to-Source Voltage			V <sub>GS</sub>	±12	V
Continuous Drain	Steady State	T <sub>J</sub> = 25 °C	I <sub>D</sub>	3.0	А
Current		T <sub>J</sub> = 85 °C		2.2	
	$t \le 5 s$	T <sub>J</sub> = 25 °C		4.1	
Power Dissipation	Sieauy	T <sub>J</sub> = 25 °C	PD	1.13	W
		State	T <sub>J</sub> = 85 °C		0.59
	$t \le 5 s$	T <sub>J</sub> = 25 °C		2.1	
Pulsed Drain Current	t <sub>p</sub> = 10 μs		I <sub>DM</sub>	12	А
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\thetaJA}$	110	°C/W

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).




## ON Semiconductor®

## http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
20 V	60 mΩ @ 4.5 V	4.1 A
20 V	80 mΩ @ 2.5 V	







C8 = Specific Device Code M = Month Code

## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTHD4508NT1	ChipFET	3000/Tape & Reel
NTHD4508NT1G	ChipFET (Pb–Free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
OFF CHARACTERISTICS	•	•					
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 V$	20			V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V, V_{DS} = 16 V$			1.0	μΑ	
		$V_{GS} = 0 \text{ V}, \text{ V}_{DS} = 16 \text{ V}, \text{ T}_{J} = 125^{\circ}\text{C}$			10	1	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = ±12 V			±100	nA	
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$	0.6		1.2	V	
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5, I <sub>D</sub> = 3.1 A		60	75	mΩ	
		$V_{GS} = 2.5, I_D = 2.3 \text{ A}$		80	115	1	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.1 A		6.0		S	
CHARGES AND CAPACITANCES							
Input Capacitance	CISS			180		pF	
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 10 V		80			
Reverse Transfer Capacitance	C <sub>RSS</sub>	•DS = 10 •		25			
Total Gate Charge	Q <sub>G(TOT)</sub>			2.6	4.0	nC	
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 4.5 V, V_{DS} = 10 V,$		0.5		1	
Gate-to-Source Charge	Q <sub>GS</sub>	$I_{\rm D} = 3.1  {\rm A}$		0.6		1	
Gate-to-Drain Charge	Q <sub>GD</sub>			0.7		1	
SWITCHING CHARACTERISTICS (Note 3)	)						
Turn-On Delay Time	t <sub>d(ON)</sub>			5.0	10	ns	
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 16 V,		15	30	1	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_{\rm D} = 3.1$ A, $R_{\rm G} = 2.5 \ \Omega$		10	20	1	
Fall Time	t <sub>f</sub>	1		3.0	6.0	1	
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V, I_S = 3.1 A$		0.75	1.15	V	
Reverse Recovery Time	t <sub>RR</sub>			12.5		ns	
Charge Time	ta	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.5 A,		9.0		1	
onargo mino		$V_{1}C_{2} = 0$ V, $I_{2} = 1.3$ A.					


nC

6.0

 $\mathsf{Q}_{\mathsf{R}\mathsf{R}}$ 


Reverse Recovery Charge

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.




### TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)





vs. Gate Resistance

#### SOLDERING FOOTPRINTS\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


### **BASIC PAD PATTERNS**

The basic pad layout with dimensions is shown in Figure 11. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 12 improves the thermal area of the drain connections (pins 5, 6, 7, 8) while remaining within the confines of the basic

footprint. The drain copper area is 0.0019 sq. in. (or 1.22 sq. mm). This will assist the power dissipation path away from the device (through the copper lead–frame) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

#### PACKAGE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM
- MOLD GATE BORRS SHALL NOT EXCEED 0.13 M PER SIDE.
   LEADFRAME TO MOLDED BODY OFFSET IN
- LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM.
- DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.
   1206A-01 AND 1206A-02 OBSOLETE. NEW
- 1206A-01 AND 1206A-02 OBSOLETE. NEW STANDARD IS 1206A-03.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	2.95	3.10	0.116	0.122	
В	1.55	1.70	0.061	0.067	
C	1.00	1.10	0.039	0.043	
D	0.25	0.35	0.010	0.014	
G	0.65 BSC		0.025 BSC		
J	0.10	0.20	0.004	0.008	
K	0.28	0.42	0.011	0.017	
L	0.55 BSC		0.022 BSC		
M	5 °	NOM	5 ° NOM		
S	1.80	2.00	0.072	0.080	

ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal states CILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.