Preferred Device

# **Dual Common Base-Collector Bias Resistor Transistors**

# NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the NSB1010XV5T5, two complementary BRT devices are housed in the SOT-553 package which is ideal for low power surface mount applications where board space is at a premium.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch Tape and Reel
- This device is manufactured with a Pb-Free external lead finish only.

**MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$  unless otherwise noted, common for  $Q_1$  and  $Q_2$ , – minus sign for  $Q_1$  (PNP) omitted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	$V_{CBO}$	50	Vdc
Collector-Emitter Voltage	$V_{CEO}$	50	Vdc
Collector Current	I <sub>C</sub>	100	mAdc

#### THERMAL CHARACTERISTICS


Characteristic (One Junction Heated)	Symbol	Max	Unit
Total Device Dissipation  T <sub>A</sub> = 25°C  Derate above 25°C	P <sub>D</sub>	357 (Note 1) 2.9 (Note 1)	mW mW/°C
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	350 (Note 1)	°C/W
Characteristic (Both Junctions Heated)	Symbol	Max	Unit
Total Device Dissipation  T <sub>A</sub> = 25°C  Derate above 25°C	P <sub>D</sub>	500 (Note 1) 4.0 (Note 1)	mW mW/°C
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	250 (Note 1)	°C/W
Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. FR-4 @ Minimum Pad.



### http://onsemi.com









US = Specific Device Code

D = Date Code

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NSB1010XV5T5	SOT-553 (Pb-Free)	2 mm pitch 8000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

**Preferred** devices are recommended choices for future use and best overall value.

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Q1 TRANSISTOR: PNP OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V <sub>CB</sub> = -50 V, I <sub>E</sub> = 0)	I <sub>CBO</sub>	_	_	-100	nAdc
Collector-Emitter Cutoff Current (V <sub>CB</sub> = -50 V, I <sub>B</sub> = 0)	I <sub>CEO</sub>	_	-	-500	nAdc
Emitter-Base Cutoff Current (V <sub>EB</sub> = -6.0 V, I <sub>C</sub> = 0)	I <sub>EBO</sub>	_	-	-1.5	mAdc
Collector-Base Breakdown Voltage (I <sub>C</sub> = -10 μA, I <sub>E</sub> = 0)	V <sub>(BR)CBO</sub>	-50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 2) (I <sub>C</sub> = -2.0 mA, I <sub>B</sub> = 0)	V <sub>(BR)CEO</sub>	-50	-	-	Vdc
ON CHARACTERISTICS (Note 2)					
Collector-Emitter Saturation Voltage (I <sub>C</sub> = -10 mA, I <sub>B</sub> = -1.0 mA)	V <sub>CE(sat)</sub>	_	-	-0.25	Vdc
DC Current Gain (V <sub>CE</sub> = -10 V, I <sub>C</sub> = -5.0 mA)	h <sub>FE</sub>	15	27	-	-
Output Voltage (on) ( $V_{CC} = -5.0 \text{ V}$ , $V_B = -2.5 \text{ V}$ , $R_L = 1.0 \text{ k}\Omega$ )	V <sub>OL</sub>	-	-	-0.2	Vdc
Output Voltage (off) ( $V_{CC} = -5.0 \text{ V}$ , $V_B = -0.5 \text{ V}$ , $R_L = 1.0 \text{ k}\Omega$ )	V <sub>OH</sub>	-4.9	-	-	Vdc
Input Resistor	R <sub>1</sub>	3.3	4.7	6.1	kΩ
Resistor Ratio	R <sub>1</sub> /R <sub>2</sub>	0.8	1.0	1.2	-
Q2 TRANSISTOR: NPN OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>E</sub> = 0)	I <sub>CBO</sub>	_	_	100	nAdc
Collector-Emitter Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>B</sub> = 0)	I <sub>CEO</sub>	-	_	500	nAdc
Emitter-Base Cutoff Current (V <sub>EB</sub> = 6.0, I <sub>C</sub> = 5.0 mA)	I <sub>EBO</sub>	-	-	0.5	mAdc
ON CHARACTERISTICS					
Collector-Base Breakdown Voltage (I <sub>C</sub> = 10 μA, I <sub>E</sub> = 0)	V <sub>(BR)CBO</sub>	50	_	-	Vdc
Collector-Emitter Breakdown Voltage (I <sub>C</sub> = 2.0 mA, I <sub>B</sub> = 0)	V <sub>(BR)CEO</sub>	50	-	_	Vdc
DC Current Gain (V <sub>CE</sub> = 10 V, I <sub>C</sub> = 5.0 mA)	h <sub>FE</sub>	35	60	-	
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0.3 mA)	V <sub>CE(SAT)</sub>	_	-	0.25	Vdc
Output Voltage (on) ( $V_{CC}$ = 5.0 V, $V_B$ = 2.5 V, $R_L$ = 1.0 k $\Omega$ )	V <sub>OL</sub>	-	-	0.2	Vdc
Output Voltage (off) ( $V_{CC}$ = 5.0 V, $V_B$ = 0.5 V, $R_L$ = 1.0 k $\Omega$ )	V <sub>OH</sub>	4.9	-	-	Vdc
Input Resistor	R1	7.0	10	13	kΩ

<sup>2.</sup> Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%.




Figure 1. Derating Curve

#### TYPICAL ELECTRICAL CHARACTERISTICS — PNP TRANSISTOR




Figure 2.  $V_{CE(sat)}$  versus  $I_C$ 

Figure 3. DC Current Gain




Figure 4. Output Capacitance

Figure 5. Output Current versus Input Voltage






Figure 6. Input Voltage versus Output Current

#### TYPICAL ELECTRICAL CHARACTERISTICS — NPN TRANSISTOR

1000






 $V_{CE} = 10 V$ 

Figure 7.  $V_{CE(sat)}$  versus  $I_C$ 

Figure 8. DC Current Gain






Figure 9. Output Capacitance

Figure 10. Output Current versus Input Voltage





Figure 11. Input Voltage versus Output Current

#### **PACKAGE DIMENSIONS**


SOT-553 **5-LEAD PACKAGE** CASE 463B-01 **ISSUE A** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETERS
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	1.50	1.70	0.059	0.067	
В	1.10	1.30	0.043	0.051	
С	0.50	0.60	0.020	0.024	
D	0.17	0.27	0.007	0.011	
G	0.50 BSC		0.020 BSC		
J	0.08	0.18	0.003	0.007	
K	0.10	0.30	0.004	0.012	
S	1.50	1.70	0.059	0.067	

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.