# -3.3V / -5V Triple ECL Input to LVPECL Output Translator


The MC100LVEL90 is a triple ECL to LVPECL translator. The device receives either -3.3 V or -5 V differential ECL signals, determined by the V<sub>EE</sub> supply level, and translates them to +3.3 V differential LVPECL output signals.

To accomplish the level translation, the LVEL90 requires three power rails. The V<sub>CC</sub> supply should be connected to the positive supply, and the V<sub>EE</sub> pin should be connected to the negative power supply. The GND pins, as expected, are connected to the system ground plane. Both V<sub>EE</sub> and V<sub>CC</sub> should be bypassed to ground via 0.01  $\mu$ F capacitors.

Under open input conditions, the  $\overline{D}$  input will be biased at  $V_{EE}/2$  and the D input will be pulled to  $V_{EE}$ . This condition will force the Q output to a LOW, ensuring stability.

The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open.

- 500 ps Propagation Delays
- ESD Protection: >2 KV HBM, >200 V MM
- The 100 Series Contains Temperature Compensation
- Operating Range: V<sub>CC</sub>= 3.0 V to 3.8 V;
  V<sub>EE</sub>= -3.0 V to -5.5 V; GND= 0 V
- Internal Input Pulldown Resistors
- Q Output will Default LOW with Inputs Open or at V<sub>EE</sub>
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 261 devices




A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week

\*For additional information, see Application Note AND8002/D

#### **ORDERING INFORMATION**

Device	Device Package			
MC100LVEL90DW	SO-20	38 Units/Rail		
MC100LVEL90DWR2	SO-20	1000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



#### **PIN DESCRIPTION**

PIN	FUNCTION
Dn, <u>Dn</u>	ECL Inputs
Qn, <u>Q</u> n	LVPECL Outputs
ECL V <sub>BB</sub>	ECL Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
GND	Ground

\* All  $V_{CC}$  pins are tied together on the die.

Warning: All  $V_{CC},\,V_{EE},\,and$  GND pins must be externally connected to Power Supply to guarantee proper operation.

### Figure 1. Logic Diagram and Pinout: 20-Lead SOIC (Top View)

#### MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Power Supply	GND = 0 V		8 to 0	V
$V_{EE}$	NECL Power Supply	GND = 0 V		-8 to 0	V
VI	NECL Mode Input Voltage	GND = 0 V	$V_{I} \ge V_{EE}$	-6 to 0	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	ECL V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	20 SOIC 20 SOIC	90 60	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	std bd	20 SOIC	30 to 35	°C/W
T <sub>sol</sub>	Wave Solder			265	°C

1. Maximum Ratings are those values beyond which device damage may occur.

		–40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	VEE Power Supply Current			8.0		6.0	8.0			8.0	mA
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)			-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single–Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
$ECLV_BB$	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 3) Vpp < 500 mV Vpp ≧ 500 mV	V <sub>EE</sub> +1.3 VEE+1.5		-0.4 -0.4	V <sub>EE</sub> +1.2 VEE+1.4		-0.4 -0.4	V <sub>EE</sub> +1.2 VEE+1.4		-0.4 -0.4	V V
I <sub>IH</sub>	Input HIGH Current	VEETIO		150	VEE 11.4		150	VEE 11.4		150	μA
IIL	Input LOW Current D D	0.5 -600			0.5 600			0.5 600			μΑ

#### NECL INPUT DC CHARACTERISTICS V<sub>CC</sub>= 3.3 V; V<sub>EE</sub>= -3.3 V; GND= 0 V (Note 2)

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

2. Input parameters vary 1:1 with GND. V<sub>EE</sub> can vary -3.0 V to -5.5 V. 3. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>. V<sub>IHCMR</sub> max varies 1:1 with GND.

#### LVPECL OUTPUT DC CHARACTERISTICS V<sub>CC</sub>= 3.3 V; V<sub>EE</sub>= -3.3 V; GND= 0 V (Note 4)

		-40°C		25°C							
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	V <sub>CC</sub> Power Supply Current			24		20	24			26	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV
V <sub>OL</sub>	Output LOW Voltage (Note 5)	1470	1605	1745	1490	1600	1680	1490	1595	1680	mV

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. 4. Output parameters vary 1:1 with  $V_{CC}$ .  $V_{CC}$  can vary +0.5 V / -0.3 V.  $V_{EE}$  can vary -3.0 V to -5.5 V.

5. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub>–2 volts.


### AC CHARACTERISTICS $V_{CC}\text{=}$ 3.0 V to 3.8 V; $V_{EE}\text{=}$ –3.0 V to –5.5 V; GND= 0 V

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fmax	Maximum Toggle Frequency		560			650			700		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Diff D to Q S.E.	390 340		590 640	420 370		620 670	460 410		660 710	ps
t <sub>SKEW</sub>	Skew Output-to-Output (Note 6) Part-to-Part (Diff) (Note 6) Duty Cycle (Diff) (Note 7)		20 25	100 200		20 25	100 200		20 25	100 200	ps
tJITTER	Random Clock Jitter		TBD			TBD			TBD		ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration) (Note 8)	150		1000	150		1000	150		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% – 80%)	230		500	230		500	230		500	ps

6. Skews are valid across specified voltage range, part-to-part skew is for a given temperature.

7. Duty cycle skew is the difference between a TPLH and TPHL propagation delay through a device.

8. V<sub>PP</sub>(min) is swing measured single–ended on each input in differential configuration. The device has a DC gain of ≈40.




Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

## **Resource Reference of Application Notes**

AN1404	-	ECLinPS Circuit Performance at Non–Standard $V_{IH}$ Levels
AN1405	-	ECL Clock Distribution Techniques
AN1406	-	Designing with PECL (ECL at +5.0 V)
AN1503	-	ECLinPS I/O SPICE Modeling Kit
AN1504	-	Metastability and the ECLinPS Family
AN1560	-	Low Voltage ECLinPS SPICE Modeling Kit
AN1568	-	Interfacing Between LVDS and ECL
AN1596	-	ECLinPS Lite Translator ELT Family SPICE I/O Model Kit
AN1650	-	Using Wire–OR Ties in ECLinPS Designs
AN1672	-	The ECL Translator Guide
AND8001	-	Odd Number Counters Design
AND8002	-	Marking and Date Codes
AND8020	_	Termination of ECL Logic Devices

### PACKAGE DIMENSIONS





- NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS								
DIM	MIN	MAX							
Α	2.35	2.65							
A1	0.10	0.25							
В	0.35	0.49							
С	0.23	0.32							
D	12.65	12.95							
Е	7.40	7.60							
е	1.27	BSC							
Н	10.05	10.55							
h	0.25	0.75							
L	0.50	0.90							
θ	0 °	7 °							

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be validated for each customer applications by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the FSCILLC product caudi create a situation where personal nipury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.