## SN74LS251

## 8-Input Multiplexer with 3-State Outputs

The TTL/MSI SN74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- Schottky Process for High Speed
- Multifunction Capability
- On-Chip Select Logic Decoding
- Inverting and Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High Speed Termination Effects


## GUARANTEED OPERATING RANGES

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient <br> Temperature Range | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current - High |  |  | -2.6 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Current - Low |  |  | 24 | mA |

## ON Semiconductor

Formery a Division of Motorola
http://onsemi.com
LOW
POWER SCHOTTKY


PLASTIC N SUFFIX CASE 648
16

SOIC
D SUFFIX
CASE 751B

ORDERING INFORMATION

| Device | Package | Shipping |
| :---: | :---: | :---: |
| SN74LS251N | 16 Pin DIP | 2000 Units/Box |
| SN74LS251D | 16 Pin | $2500 /$ Tape \& Reel |

CONNECTION DIAGRAM DIP (TOP VIEW)


PIN NAMES

| $\mathrm{S}_{0}-\mathrm{S}_{2}$ | Select Inputs |
| :--- | :--- |
| $\mathrm{E}_{0}$ | Output Enable (Active LOW) Inputs |
| $I_{0}-I_{7}$ | Multiplexer Inputs |
| $Z$ | Muttiplexer Output |
| $Z$ | Complementary Multiplexer Output |


| LOADING (Note a) |  |
| :---: | :---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 65 U.L. | 15 U.L. |
| 65 U.L. | 15 U.L. |

NOTES:
a) 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{AHIGH} / 1.6 \mathrm{~mA}$ LOW.

## LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$. Both assertion and negation outputs are provided. The Output Enable input $\left(\overline{\mathrm{E}}_{\mathrm{O}}\right)$ is active LOW. When it is activated, the logic function provided at the output is:

$$
\begin{gathered}
\mathrm{Z}=\mathrm{E}_{\mathrm{O}} \cdot\left(\mathrm{I}_{0} \cdot \bar{S}_{0} \cdot \mathrm{~S}_{1} \cdot \bar{S}_{2}+\mathrm{I}_{1} \cdot \mathrm{~S}_{0} \cdot \bar{S}_{1} \cdot \bar{S}_{2}+\mathrm{I}_{2} \cdot \bar{S}_{0} \cdot \mathrm{~S}_{1} .\right. \\
\\
\mathrm{S}_{2}+\mathrm{I}_{3} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1} \cdot \bar{S}_{2}+\mathrm{I}_{4} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{2}+\mathrm{I}_{5} \cdot \mathrm{~S}_{0} \\
\left.\mathrm{~S}_{1} \cdot \mathrm{~S}_{2}+\mathrm{I}_{6} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{2}+\mathrm{I}_{7} \cdot \mathrm{~S}_{0} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{2}\right)
\end{gathered}
$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3 -state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltage.

TRUTH TABLE

| $\mathrm{E}_{0}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{5}$ | $\mathrm{I}_{6}$ | $\mathrm{I}_{7}$ | Z | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | X | X | X | X | X | X | X | (Z) | (Z) |
| L | L | L | L | L | X | X | X | X | X | X | X | H | L |
| L | L | L | L | H | X | X | X | X | X | X | X | L | H |
| L | L | L | H | X | L | X | X | X | X | X | X | H | L |
| L | L | L | H | X | H | X | X | X | X | X | X | L | H |
| L | L | H | L | X | X | L | X | X | X | X | X | H | L |
| L | L | H | L | X | X | H | X | X | X | X | X | L | H |
| L | L | H | H | X | X | X | L | X | X | X | X | H | L |
| L | L | H | H | X | X | X | H | X | X | X | X | L | H |
| L | H | L | L | X | X | X | X | L | X | X | X | H | L |
| L | H | L | L | X | X | X | X | H | X | X | X | L | H |
| L | H | L | H | X | X | X | X | X | L | X | X | H | L |
| L | H | L | H | X | X | X | X | X | H | X | X | L | H |
| L | H | H | L | X | X | X | X | X | X | L | X | H | L |
| L | H | H | L | X | X | X | X | X | X | H | X | L | H |
| L | H | H | H | X | X | X | X | X | X | X | L | H | L |
| L | H | H | H | X | X | X | X | X | X | X | H | L | H |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
$(Z)=$ High impedance (Off)

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter |  | Limits |  |  | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- | :--- |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay, <br> Select to Z Output |  | $\begin{aligned} & 20 \\ & 21 \end{aligned}$ | $\begin{aligned} & 33 \\ & 33 \end{aligned}$ | ns | Figure 1 | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay, Select to Z Output |  | $\begin{aligned} & 29 \\ & 28 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | ns | Figure 2 |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay, Data to Z Output |  | $\begin{aligned} & \hline 10 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | ns | Figure 1 |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay, Data to Z Output |  | $\begin{aligned} & 17 \\ & 18 \end{aligned}$ | $\begin{aligned} & 28 \\ & 28 \end{aligned}$ | ns | Figures 2 |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tpzH}} \\ & \mathrm{t}_{\mathrm{pzL}} \end{aligned}$ | Output Enable Time to Z Output |  | $\begin{aligned} & 17 \\ & 24 \end{aligned}$ | $\begin{aligned} & 27 \\ & 40 \end{aligned}$ | ns | Figures 4, 5 |  |
| $\begin{aligned} & \text { tpZH } \\ & t_{\text {PZLL }} \end{aligned}$ | Output Enable Time to Z Output |  | $\begin{aligned} & 30 \\ & 26 \end{aligned}$ | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ | ns | Figures 3, 5 |  |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time to Z Output |  | $\begin{aligned} & 37 \\ & 15 \end{aligned}$ | $\begin{aligned} & 55 \\ & 25 \end{aligned}$ | ns | Figures 3, 5 | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=667 \mathrm{k} \Omega \end{aligned}$ |
| $\begin{aligned} & \text { tphz } \\ & \text { tplz } \end{aligned}$ | Output Disable Time to Z Output |  | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 45 \\ & 25 \end{aligned}$ | ns | Figures 4, 5 |  |

## SN74LS251

## 3-STATE AC WAVEFORMS



Figure 1.


Figure 3.
0.5 V


Figure 2.


Figure 4.

| sYMBOL | SW1 | SW2 |
| :---: | :---: | :---: |
| tpZH | Open | Closed |
| tPZL $^{\text {Closed }}$ | Open |  |
| tplZ | Closed | Closed |
| tphZ | Closed | Closed |

Figure 5.

## SN74LS251

## PACKAGE DIMENSIONS

N SUFFIX<br>PLASTIC PACKAGE<br>CASE 648-08<br>ISSUE R



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
DIMENSION B DOES NOT INCLUDE MOLD FLASH.
3. ROUNDED CORNERS OPTIONAL.

|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | ---: | ---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 0.740 | 0.770 | 18.80 | 19.55 |  |
| B | 0.250 | 0.270 | 6.35 | 6.85 |  |
| C | 0.145 | 0.175 | 3.69 | 4.44 |  |
| D | 0.015 | 0.021 | 0.39 | 0.53 |  |
| F | 0.040 | 0.70 | 1.02 | 1.77 |  |
| G | 0.100 BSC |  | 2.54 BSC |  |  |
| H | 0.050 |  | BSC | 1.27 BSC |  |
| J | 0.008 | 0.015 | 0.21 | 0.38 |  |
| K | 0.110 | 0.130 | 2.80 | 3.30 |  |
| L | 0.295 | 0.305 | 7.50 | 7.74 |  |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |  |
| S | 0.020 | 0.040 | 0.51 | 1.01 |  |

## SN74LS251

## PACKAGE DIMENSIONS



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

```
North America Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado }80217\mathrm{ USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor - European Support
    German Phone: (+1) 303-308-7140 (M-F 2:30pm to 5:00pm Munich Time)
    Email: ONlit-german@hibbertco.com
    French Phone: (+1) 303-308-7141 (M-F 2:30pm to 5:00pm Toulouse Time)
    Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (M-F 1:30pm to 5:00pm UK Time)
        Email: ONlit@hibbertco.com
```

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support
Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800-4422-3781
Email: ONlit-asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549
Phone: 81-3-5487-8345
Email: r14153@onsemi.com
Fax Response Line: 303-675-2167 800-344-3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

