# 1-to-64 Bit Variable Length Shift Register

The MC14557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled Length Control inputs (L1, L2, L4, L8, L16, and L32) plus one. Serial data may be selected from the A or B data inputs with the A/B select input. This feature is useful for recirculation purposes. A Clock Enable (CE) input is provided to allow gating of the clock or negative edge clocking capability.

The device can be effectively used for variable digital delay lines or simply to implement odd length shift registers.

- 1–64 Bit Programmable Length
- Q and  $\overline{Q}$  Serial Buffered Outputs
- Asynchronous Master Reset
- All Inputs Buffered
- No Limit On Clock Rise and Fall Times
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or one Low–power Schottky TTL Load Over the Rated Temperature Range

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>) (Note 2.)

| Symbol                             | Parameter  | Value                         | Unit |
|------------------------------------|--|-------------------------------|------|
| V <sub>DD</sub>                    | DC Supply Voltage Range                              | -0.5 to +18.0                 | V    |
| V <sub>in</sub> , V <sub>out</sub> | Input or Output Voltage Range<br>(DC or Transient)   | -0.5 to V <sub>DD</sub> + 0.5 | V    |
| I <sub>in</sub> , I <sub>out</sub> | Input or Output Current<br>(DC or Transient) per Pin | ±10                           | mA   |
| P <sub>D</sub>                     | Power Dissipation,<br>per Package (Note 3.)          | 500                           | mW   |
| T <sub>A</sub>                     | Ambient Temperature Range                            | -55 to +125                   | °C   |
| T <sub>stg</sub>                   | Storage Temperature Range                            | -65 to +150                   | °C   |
| TL                                 | Lead Temperature<br>(8–Second Soldering)             | 260                           | °C   |


2. Maximum Ratings are those values beyond which damage to the device may occur.

3. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.




| Device       | Package          | Shipping         |
|--------------|------------------|------------------|
| MC14557BCP   | PDIP-16 2000/Box |                  |
| MC14557BDW   | V SOIC-16 47/R   |                  |
| MC14557BDWR2 | SOIC-16          | 1000/Tape & Reel |
| MC14557BF    | SOEIAJ-16        | See Note 1.      |
| MC14557BFEL  | SOEIAJ-16        | See Note 1.      |

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

#### **PIN ASSIGNMENT**

| L2 [              | 1• | 16 | ] V <sub>DD</sub> |
|-------------------|----|----|-------------------|
| L1 [              | 2  | 15 | ] L4              |
| RESET [           | 3  | 14 | ] L8              |
| СГОСК [           | 4  | 13 | ] L16             |
| <u>ce</u> [       | 5  | 12 | ] L32             |
| В[                | 6  | 11 | <u>ס</u> ב        |
| A                 | 7  | 10 | ]0                |
| v <sub>ss</sub> [ | 8  | 9  | A/B SEL           |

### **BLOCK DIAGRAM**



### **TRUTH TABLE**

|     | Output           |   |        |   |  |  |
|-----|------------------|---|--------|---|--|--|
| Rst | Rst A/B Clock CE |   |        |   |  |  |
| 0   | 0                |   | 0      | В |  |  |
| 0   | 1                |   | 0      | А |  |  |
| 0   | 0                | 1 | $\sim$ | В |  |  |
| 0   | 1                | 1 | $\sim$ | Α |  |  |
| 1   | Х                | Х | Х      | 0 |  |  |

Q is the output of the first selected shift register stage.

X = Don't Care

### LENGTH SELECT TRUTH TABLE

| L32 | L16 | L8 | L4 | L2 | L1 | Register Length |
|-----|-----|----|----|----|----|-----------------|
| 0   | 0   | 0  | 0  | 0  | 0  | 1 Bit           |
| 0   | 0   | 0  | 0  | 0  | 1  | 2 Bits          |
| 0   | 0   | 0  | 0  | 1  | 0  | 3 Bits          |
| 0   | 0   | 0  | 0  | 1  | 1  | 4 Bits          |
| 0   | 0   | 0  | 1  | 0  | 0  | 5 Bits          |
| 0   | 0   | 0  | 1  | 0  | 1  | 6 Bits          |
| •   | •   | •  | •  | •  | •  | •               |
|     | :   |    |    |    |    |                 |
| 1   | ò   | Ŏ  | Ō  | Ō  | Ő  | 33 Bits         |
| 1   | 0   | 0  | 0  | 0  | 1  | 34 Bits         |
| •   | •   | •  | •  | •  | •  | •               |
|     |     |    |    | :  |    |                 |
| 1   | 1   | 1  | 1  | Ō  | Ő  | 61 Bits         |
| 1   | 1   | 1  | 1  | 1  | 1  | 62 Bits         |
| 1   | 1   | 1  | 1  | 1  | 0  | 63 Bits         |
| 1   | 1   | 1  | 1  | 0  | 1  | 64 Bits         |

NOTE: Length equals the sum of the binary length control subscripts plus one.

#### ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

|   |           |                 | V <sub>DD</sub>        | - 5                               | 5°C                  | 25°C                              |   |                      | 125°C                             |                      |      |
|---|-----------|-----------------|------------------------|-----------------------------------|----------------------|-----------------------------------|---|----------------------|-----------------------------------|----------------------|------|
| Characteristic  |           | Symbol          | Vdc                    | Min                               | Max                  | Min                               | Тур <sup>(4.)</sup>                       | Max                  | Min                               | Мах                  | Unit |
| Output Voltage<br>V <sub>in</sub> = V <sub>DD</sub> or 0  | "0" Level | V <sub>OL</sub> | 5.0<br>10<br>15        |                                   | 0.05<br>0.05<br>0.05 | _<br>_<br>_                       | 0<br>0<br>0                               | 0.05<br>0.05<br>0.05 |                                   | 0.05<br>0.05<br>0.05 | Vdc  |
| $V_{in} = 0 \text{ or } V_{DD}$   | "1" Level | V <sub>OH</sub> | 5.0<br>10<br>15        | 4.95<br>9.95<br>14.95             |                      | 4.95<br>9.95<br>14.95             | 5.0<br>10<br>15                           |                      | 4.95<br>9.95<br>14.95             |                      | Vdc  |
| Input Voltage<br>$(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$<br>$(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$<br>$(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$                                   | "0" Level | V <sub>IL</sub> | 5.0<br>10<br>15        |                                   | 1.5<br>3.0<br>4.0    |                                   | 2.25<br>4.50<br>6.75                      | 1.5<br>3.0<br>4.0    |                                   | 1.5<br>3.0<br>4.0    | Vdc  |
| $(V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc})$<br>$(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$<br>$(V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc})$  | "1" Level | V <sub>IH</sub> | 5.0<br>10<br>15        | 3.5<br>7.0<br>11                  |                      | 3.5<br>7.0<br>11                  | 2.75<br>5.50<br>8.25                      |                      | 3.5<br>7.0<br>11                  |                      | Vdc  |
| $\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$ | Source    | Іон             | 5.0<br>5.0<br>10<br>15 | - 3.0<br>- 0.64<br>- 1.6<br>- 4.2 | <br>                 | - 2.4<br>- 0.51<br>- 1.3<br>- 3.4 | - 4.2<br>- 0.88<br>- 2.25<br>- 8.8        | <br><br>             | - 1.7<br>- 0.36<br>- 0.9<br>- 2.4 | <br>                 | mAdo |
| $(V_{OL} = 0.4 \text{ Vdc})$<br>$(V_{OL} = 0.5 \text{ Vdc})$<br>$(V_{OL} = 1.5 \text{ Vdc})$  | Sink      | I <sub>OL</sub> | 5.0<br>10<br>15        | 0.64<br>1.6<br>4.2                |                      | 0.51<br>1.3<br>3.4                | 0.88<br>2.25<br>8.8                       |                      | 0.36<br>0.9<br>2.4                |                      |      |
| Input Current   |           | l <sub>in</sub> | 15                     | —                                 | ±0.1                 | —                                 | ±0.00001                                  | ±0.1                 | —                                 | ±1.0                 | μAdc |
| Input Capacitance<br>(V <sub>in</sub> = 0)  |           | C <sub>in</sub> | _                      | -                                 | _                    | -                                 | 5.0                                       | 7.5                  | _                                 | _                    | pF   |
| Quiescent Current<br>(Per Package)  |           | I <sub>DD</sub> | 5.0<br>10<br>15        |                                   | 5.0<br>10<br>20      | _<br>_<br>_                       | 0.010<br>0.020<br>0.030                   | 5.0<br>10<br>20      |                                   | 150<br>300<br>600    | μAdc |
| Total Supply Current <sup>(5.)</sup> ( <sup>6</sup><br>(Dynamic plus Quiesc<br>Per Package)<br>(C <sub>L</sub> = 50 pF on all outp<br>buffers switching)                                | ent,      | ΙŢ              | 5.0<br>10<br>15        |                                   |                      | $I_{T} = (3)$                     | .75 μA/kHz)<br>.50 μA/kHz)<br>.25 μA/kHz) | f + I <sub>DD</sub>  |                                   |                      | μAdc |

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
The formulas given are for the typical characteristics only at 25°C.

6. To calculate total supply current at loads other than 50 pF:


 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.001.


### SWITCHING CHARACTERISTICS (7.) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

| Characteristic  | Symbol                                 | V <sub>DD</sub>    | Min                      | Тур <sup>(8.)</sup>    | Max               | Unit |
|---|--|--------------------|--------------------------|------------------------|-------------------|------|
| Rise and Fall Time, Q or $\overline{Q}$ Output<br>$t_{TLH}$ , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$<br>$t_{TLH}$ , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$<br>$t_{TLH}$ , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$                  | t <sub>TLH</sub> ,<br>t <sub>THL</sub> | 5<br>10<br>15      |                          | 100<br>50<br>40        | 200<br>100<br>80  | ns   |
| Propagation Delay, Clock or $\overline{CE}$ to Q or $\overline{Q}$<br>$t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$<br>$t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$<br>$t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 65 \text{ ns}$ | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | 5<br>10<br>15      |                          | 300<br>130<br>90       | 600<br>260<br>180 | ns   |
| Propagation Delay, Reset to Q or $\overline{Q}$<br>$t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$<br>$t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$<br>$t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 70 \text{ ns}$                    | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | 5<br>10<br>15      | <br><br>                 | 300<br>130<br>95       | 600<br>260<br>190 | ns   |
| Pulse Width, Clock  | t <sub>WH(cl)</sub>                    | 5<br>10<br>15      | 200<br>100<br>75         | 95<br>45<br>35         |                   | ns   |
| Pulse Width, Reset  | t <sub>WH(rst)</sub>                   | 5<br>10<br>15      | 300<br>140<br>100        | 150<br>70<br>50        |                   | ns   |
| Clock Frequency (50% Duty Cycle)  | f <sub>cl</sub>                        | 5<br>10<br>15      |                          | 3.0<br>7.5<br>13.0     | 1.7<br>5.0<br>6.7 | MHz  |
| Setup Time, A or B to Clock or $\overline{CE}$<br>Worst case condition: L1 = L2 = L4 = L8 =<br>L16 = L32 = V <sub>SS</sub> (Register Length = 1)<br>Best case condition: L32 = V <sub>DD</sub> , L1 through L16 =   | t <sub>su</sub>                        | 5<br>10<br>15<br>5 | 700<br>290<br>145<br>400 | 350<br>130<br>85<br>45 |                   | ns   |
| Don't Care (Any register length from 33 to 64)  |  | 10<br>15           | 165<br>60                | 5<br>0                 |                   |      |
| Hold Time, Clock or $\overline{CE}$ to A or B<br>Best case condition: L1 = L2 = L4 = L8 = L16 =<br>L32 = V <sub>SS</sub> (Register Length = 1)  | t <sub>h</sub>                         | 5<br>10<br>15      | 200<br>100<br>10         | - 150<br>- 60<br>- 50  |                   | ns   |
| Worst case condition: $L32 = V_{DD}$ , L1 through L16 = Don't Care (Any register length from 33 to 64)  |  | 5<br>10<br>15      | 400<br>185<br>85         | 50<br>25<br>22         |                   |      |
| Rise and Fall Time, Clock   | t <sub>r</sub> ,<br>t <sub>f</sub>     | 5<br>10<br>15      |                          | No Limit               |                   | —    |
| Rise and Fall Time, Reset or $\overline{CE}$  | t <sub>r</sub> ,<br>t <sub>f</sub>     | 5<br>10<br>15      |                          |                        | 15<br>5<br>4      | μs   |
| Removal Time, Reset to Clock or CE  | t <sub>rem</sub>                       | 5<br>10<br>15      | 160<br>80<br>70          | 80<br>40<br>35         |                   | ns   |


The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



LOGIC DIAGRAM



### PACKAGE DIMENSIONS




NOTES:

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

|     | INC   | HES   | MILLIN    | IETERS |
|-----|-------|-------|-----------|--------|
| DIM | MIN   | MAX   | MIN       | MAX    |
| Α   | 0.740 | 0.770 | 18.80     | 19.55  |
| В   | 0.250 | 0.270 | 6.35      | 6.85   |
| С   | 0.145 | 0.175 | 3.69      | 4.44   |
| D   | 0.015 | 0.021 | 0.39      | 0.53   |
| F   | 0.040 | 0.70  | 1.02      | 1.77   |
| G   | 0.100 | BSC   | 2.54      | BSC    |
| Н   | 0.050 | BSC   | 1.27      | BSC    |
| J   | 0.008 | 0.015 | 0.21      | 0.38   |
| К   | 0.110 | 0.130 | 2.80      | 3.30   |
| L   | 0.295 | 0.305 | 7.50      | 7.74   |
| Μ   | 0°    | 10 °  | 0 °       | 10 °   |
| S   | 0.020 | 0.040 | 0.51 1.01 |        |

SOIC-16 **DW SUFFIX** PLASTIC SOIC PACKAGE CASE 751G-03 ISSUE B

θ



NOTES: 1. DIMENSIONS ARE IN MILLIMETERS.


DIMENSIONS ARE IN MILLIME LEKS.
INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.

DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION.
MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

 WMAMMON WOLD FRO TROSINOT INCLUDE DAMBAR PROTRUSION B DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

|     | MILLIMETERS |       |  |  |  |  |  |
|-----|-------------|-------|--|--|--|--|--|
| DIM | MIN MAX     |       |  |  |  |  |  |
| Α   | 2.35        | 2.65  |  |  |  |  |  |
| A1  | 0.10        | 0.25  |  |  |  |  |  |
| В   | 0.35        | 0.49  |  |  |  |  |  |
| С   | 0.23        | 0.32  |  |  |  |  |  |
| D   | 10.15       | 10.45 |  |  |  |  |  |
| Ε   | 7.40        | 7.60  |  |  |  |  |  |
| е   | 1.27        | BSC   |  |  |  |  |  |
| Н   | 10.05       | 10.55 |  |  |  |  |  |
| h   | 0.25        | 0.75  |  |  |  |  |  |
| L   | 0.50        | 0.90  |  |  |  |  |  |
| θ   | 0 °         | 7 °   |  |  |  |  |  |

#### PACKAGE DIMENSIONS



NOTES

DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982

CONTROLLING DIMENSION: MILLIMETER. B. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE

MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. . TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT 5 INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

|                | MILLIN | IETERS  | INC       | HES   |
|----------------|--------|---------|-----------|-------|
| DIM            | MIN    | MIN MAX |           | MAX   |
| A              |        | 2.05    |           | 0.081 |
| A <sub>1</sub> | 0.05   | 0.20    | 0.002     | 0.008 |
| b              | 0.35   | 0.50    | 0.014     | 0.020 |
| С              | 0.18   | 0.27    | 0.007     | 0.011 |
| D              | 9.90   | 10.50   | 0.390     | 0.413 |
| Ε              | 5.10   | 5.45    | 0.201     | 0.215 |
| e              | 1.27   | BSC     | 0.050 BSC |       |
| HE             | 7.40   | 8.20    | 0.291     | 0.323 |
| L              | 0.50   | 0.85    | 0.020     | 0.033 |
| LE             | 1.10   | 1.50    | 0.043     | 0.059 |
| Μ              | 0 °    | 10 °    | 0 °       | 10 °  |
| Q <sub>1</sub> | 0.70   | 0.90    | 0.028     | 0.035 |
| Z              |        | 0.78    |           | 0.031 |

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and liability including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

- Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time) French Email: ONlit-french@hibbertco.com
- Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time) English Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781 \*Available from Germany, France, Italy, England, Ireland

#### **CENTRAL/SOUTH AMERICA:**

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549 Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.