## BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

The SN54/74LS168 and SN54/74LS169 are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. The SN54/74LS168 counts in a BCD decade (8, 4, 2, 1) sequence, while the SN54/74LS169 operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

- Low Power Dissipation 100 mW Typical
- High-Speed Count Frequency 30 MHz Typical
- Fully Synchronous Operation
- Full Carry Lookahead for Easy Cascading
- Single Up/Down Control Input
- Positive Edge-Trigger Operation
- Input Clamp Diodes Limit High-Speed Termination Effects



## PIN NAMES

| $\overline{\mathrm{CEP}}$ | Count Enable Parallel (Active LOW) Input | 0.5 U.L. | 0.25 U.L. |
| :--- | :--- | ---: | ---: |
| CET | Count Enable Trickle (Active LOW) Input | 1.0 U.L. | 0.5 U.L. |
| CP | Clock Pulse (Active positive going edge) Input | 0.5 U.L. | 0.25 U.L. |
| PE | Parallel Enable (Active LOW) Input | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{U} / \mathrm{D}$ | Up-Down Count Control Input | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{QQ}_{0}-\mathrm{Q}_{3}$ | Flip-Flop Outputs | 10 U.L. | 5 (2.5) U.L. |
| TC | Terminal Count (Active LOW) Output | 10 U.L. | 5 (2.5) U.L. |

## NOTES:

a. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

> SN54/74LS168 SN54/74LS169

BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

LOW POWER SCHOTTKY


SN54/74LS168
UP/DOWN DECADE COUNTER


SN54/74LS168
UP: $\quad T C=\underline{Q}_{0} \cdot \underline{Q}_{3} \cdot(\underline{U} / \bar{D})$
DOWN: $\quad T C=\bar{Q}_{0} \cdot \bar{Q}_{1} \cdot \bar{Q}_{2} \cdot \bar{Q}_{3} \cdot(\overline{U / D})$

STATE DIAGRAMS
N54/74LS169


SN54/74LS169
UP: $\quad \mathrm{TC}=\underline{Q}_{0} \cdot \underline{Q}_{1} \cdot \underline{Q}_{2} \cdot \underline{Q}_{3} \cdot(\underline{\mathrm{U} / \overline{\mathrm{D}})}$
DOWN: $\quad T C=\bar{Q}_{0} \cdot \bar{Q}_{1} \cdot \bar{Q}_{2} \cdot \bar{Q}_{3} \cdot(\overline{U / D})$

LOGIC DIAGRAMS
SN54/74LS168


## SN54/74LS168•SN54/74LS169

## LOGIC DIAGRAMS (continued)

SN54/74LS169


GUARANTEED OPERATING RANGES

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 54 | 4.5 | 5.0 | 5.5 | V |
|  |  | 74 | 4.75 | 5.0 | 5.25 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature Range | 54 | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | 74 | 0 | 25 | 70 |  |
| IOH | Output Current - High | 54,74 |  |  | -0.4 | mA |
| IOL | Output Current - Low | 54 |  |  | 4.0 | mA |
|  |  | 74 |  |  | 8.0 |  |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter |  | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed In All Inputs | HIGH Voltage for |
| VIL | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |  |
|  |  | 74 |  |  | 0.8 |  |  |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}$ | $-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.5 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{IOH}_{\mathrm{O}}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $V_{\text {IL }}$ per Truth Table |  |
|  |  | 74 | 2.7 | 3.5 |  | V |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54, 74 |  | 0.25 | 0.4 | V | $\mathrm{IOL}=4.0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{MIN}$ <br> $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ <br> per Truth Table |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |
| ${ }^{\text {IH }}$ | Input HIGH Current Other Inputs CET Input |  |  |  | $\begin{aligned} & 20 \\ & 40 \end{aligned}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |
|  | Other Input CET Input |  |  |  | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V}$ |  |
| IIL | Input LOW Current Other Input CET Input |  |  |  | $\begin{array}{r} -0.4 \\ -0.8 \end{array}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |
| Ios | Short Circuit Current (Note 1) |  | -20 |  | -100 | mA | $V_{C C}=$ MAX |  |
| ICC | Power Supply Current |  |  |  | 34 | mA | $V_{C C}=$ MAX |  |

Note 1: Not more than one output should be shorted at one time, nor for more than 1 second.

## FUNCTIONAL DESCRIPTION

The SN54/74LS168 and SN54/74LS169 use edgetriggered D-type flip-flops that have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a set-up time before the rising edge of the clock and remain valid for the recommended hold time thereafter.
The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the $\mathrm{P}_{0}-\mathrm{P}_{3}$ inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH. The $\mathrm{U} / \mathrm{D}$ input then determines the direction of counting.

The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 15 ( 9 for the SN54/74LS168) in the COUNT UP mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the SN54/74LS168 decade counter can also be LOW in the illegal states 11,13 and 15 , which can occur when power is turned on or via parallel loading. If illegal state occurs, the SN54/74LS168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended.

MODE SELECT TABLE

| $\overline{\mathbf{P E}}$ | $\overline{\mathbf{C E P}}$ | $\overline{\mathbf{C E T}}$ | $\mathbf{U} / \overline{\mathbf{D}}$ | Action on Rising Clock Edge |
| :---: | :---: | :---: | :---: | :--- |
| L | X | X | X | Load (Pn $\rightarrow$ Qn) |
| H | L | L | H | Count Up (increment) |
| H | L | L | L | Count Down (decrement) |
| H | H | X | X | No Change (Hold) |
| H | X | H | X | No Change (Hold) |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

AC CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 25 | 32 |  | MHz | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, Clock to TC |  | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tpLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, Clock to any Q |  | $\begin{aligned} & 13 \\ & 15 \end{aligned}$ | $\begin{aligned} & 20 \\ & 23 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, CET to TC |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, U/D to TC |  | $\begin{aligned} & 17 \\ & 19 \end{aligned}$ | 25 29 | ns |  |

AC SETUP REQUIREMENTS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter |  | Limits |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | | Test Conditions |
| :---: |

## AC WAVEFORMS



Figure 1. Clock to Output Delays, Count Frequency, and Clock Pulse Width


Figure 3. Clock to Terminal Delays


The shaded areas indicate when the input is permitted to change for predictable output performance.


Figure 6. Up-Down Input to Terminal Count Output Delays

Figure 5. Setup Time and Hold Time for Count Enable and Parallel Enable Inputs, and Up-Down Control Inputs

