Universal 4-Bit Shift Register

The SN74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all ON Semiconductor TTL products.

- Typical Shift Right Frequency of 39 MHz
- Asynchronous Master Reset
- J, \overline{K} Inputs to First Stage
- Fully Synchronous Serial or Parallel Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects

| Symbol | Parameter | Min | Тур | Мах | Unit |
|-----------------|--|------|-----|------|------|
| V _{CC} | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| T _A | Operating Ambient Temperature Range | 0 | 25 | 70 | °C |
| I _{OH} | Output Current – High | | | -0.4 | mA |
| I _{OL} | Output Current – Low | | | 8.0 | mA |

GUARANTEED OPERATING RANGES



ON Semiconductor

Formerly a Division of Motorola http://onsemi.com

> LOW POWER SCHOTTKY








ORDERING INFORMATION

| Device | Package | Shipping |
|-------------|------------|------------------|
| SN74LS195AN | 16 Pin DIP | 2000 Units/Box |
| SN74LS195AD | 16 Pin | 2500/Tape & Reel |

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak vers


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


| | | LOADING | G (Note a) |
|------------------|--------------------------------------|----------|------------|
| PIN NAMES | | HIGH | LOW |
| PE | Parallel Enable (Active LOW) Input | 0.5 U.L. | 0.25 U.L. |
| $P_0 - P_3$ | Parallel Data Inputs | 0.5 U.L. | 0.25 U.L. |
| J | First Stage J (Active HIGH) Input | 0.5 U.L. | 0.25 U.L. |
| K | First Stage K (Active LOW) Input | 0.5 U.L. | 0.25 U.L. |
| CP | Clock (Active HIGH Going Edge) Input | 0.5 U.L. | 0.25 U.L. |
| MR | Master Reset (Active LOW) Input | 0.5 U.L. | 0.25 U.L. |
| $Q_0 - Q_3$ | Parallel Outputs | 10 U.L. | 5 U.L. |
| \overline{Q}_3 | Complementary Last Stage Output | 10 U.L. | 5 U.L. |

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

LOGIC SYMBOL





FUNCTIONAL DESCRIPTION

The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has two primary modes of operation, shift right $(Q_0 \rightarrow Q_1)$ and parallel load which are controlled by the state of the Parallel Enable (\overline{PE}) input. When the PE input is HIGH, serial data enters the first flip-flop Q₀ via the J and \overline{K} inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_1$ $Q_2 \rightarrow Q_3$ following each LOW to HIGH clock transition. The \overline{JK} inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the \overline{PE} input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs P_0 , P_1 , P_2 , P_3 is transferred to the respective Q₀, Q₁, Q₂, Q₃ outputs following the LOW to HIGH clock transition. Shift left operations $(Q_3 \rightarrow Q_2)$ can be achieved by tying the Q_n Outputs to the P_{n-1} inputs and holding the \overline{PE} input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, \overline{K} , P_n and \overline{PE} inputs for logic operation — except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (\overline{MR}) input sets all Q outputs LOW, independent of any other input condition.

| OPERATING MODES | INPUTS | | | | | OUTPUTS | | | | |
|---------------------------|--------|----|----|---|----------------|----------------|----------------|-----------------------|----------------|------------------|
| OFERATING MODES | MR | PE | J | к | Pn | Q ₀ | Q 1 | Q ₂ | Q ₃ | \overline{Q}_3 |
| Asynchronous Reset | L | Х | Х | Х | Х | L | L | L | L | Н |
| Shift, Set First Stage | Н | h | h | h | Х | н | q ₀ | q ₁ | q ₂ | \overline{q}_2 |
| Shift, Reset First | н | h | 1 | | Х | L | q ₀ | q ₁ | q ₂ | \overline{q}_2 |
| Shift, Toggle First Stage | н | h | h | | Х | q ₀ | q ₀ | q ₁ | q ₂ | \overline{q}_2 |
| Shift, Retain First Stage | н | h | I. | h | Х | q ₀ | q ₀ | q ₁ | q ₂ | \overline{q}_2 |
| Parallel Load | Н | I | Х | Х | p _n | p ₀ | p ₁ | p ₂ | p ₃ | p ₃ |

| MODE SELECT — | TRUTH TABLE |
|---------------|-------------|
|---------------|-------------|

L = LOW voltage levels

H = HIGH voltage levels

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

 p_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

| | | | Limits | | | | | |
|-----------------|--------------------------------|-----|--------|------|------|--|---|--|
| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions | | |
| V _{IH} | Input HIGH Voltage | 2.0 | | | V | Guaranteed Input All Inputs | t HIGH Voltage for | |
| V _{IL} | Input LOW Voltage | | | 0.8 | V | Guaranteed Input LOW Voltage for All Inputs | | |
| V _{IK} | Input Clamp Diode Voltage | | -0.65 | -1.5 | V | $V_{CC} = MIN, I_{IN} = -18 \text{ mA}$ | | |
| V _{OH} | Output HIGH Voltage | 2.7 | 3.5 | | V | V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table | | |
| | | | 0.25 | 0.4 | V | I _{OL} = 4.0 mA | $V_{CC} = V_{CC} MIN,$ | |
| V _{OL} | Output LOW Voltage | | 0.35 | 0.5 | V | l _{OL} = 8.0 mA | V _{IN} = V _{IL} or V _{IH} per Truth Table | |
| | | | | 20 | μΑ | $V_{CC} = MAX, V_{IN}$ | = 2.7 V | |
| Iн | Input HIGH Current | | | 0.1 | mA | V _{CC} = MAX, V _{IN} = 7.0 V | | |
| I _{IL} | Input LOW Current | | | -0.4 | mA | $V_{CC} = MAX, V_{IN} = 0.4 V$ | | |
| I _{OS} | Short Circuit Current (Note 1) | -20 | | -100 | mA | $V_{CC} = MAX$ | | |
| I _{CC} | Power Supply Current | | | 21 | mA | V _{CC} = MAX | | |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$)

| | | Limits | | | | |
|--------------------------------------|---------------------------------------|--------|----------|----------|------|---|
| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions |
| f _{MAX} | Maximum Clock Frequency | 30 | 39 | | MHz | |
| t _{PLH} t _{PHL} | Propagation Delay, Clock to Output | | 14 17 | 22 26 | ns | V _{CC} = 5.0 V C _L = 15 pF |
| t _{PHL} | Propagation Delay, MR to Output | | 19 | 30 | ns | |

AC SETUP REQUIREMENTS ($T_A = 25^{\circ}C$)

| | | Limits | | Limits | | | |
|------------------|----------------------|--------|-----|--------|------|------------------|--|
| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions | |
| t _W | CP Clock Pulse Width | 16 | | | ns | | |
| t _W | MR Pulse Width | 12 | | | ns | | |
| t _s | PE Setup Time | 25 | | | ns | | |
| t _s | Data Setup Time | 15 | | | ns | $V_{CC} = 5.0 V$ | |
| t _{rec} | Recovery Time | 25 | | | ns | | |
| t _{rel} | PE Release Time | | | 10 | ns | | |
| t _h | Data Hold Time | 0 | | | ns | | |

DEFINITIONS OF TERMS

SETUP TIME(t_s) —is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure

continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.



CONDITIONS: $J = \overline{PE} = \overline{MR} = H$ $\overline{K} = L$









Figure 3. Setup (t_s) and Hold (t_h) Time for Serial Data (J & \overline{K}) and Parallel Data (P₀, P₁, P₂, P₃)










 $*Q_0$ STATE WILL BE DETERMINED BY J AND \overline{K} INPUTS.

Figure 4. Setup (t_s) and Hold (t_h) Time for PE Input


PACKAGE DIMENSIONS



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

| | INC | HES | MILLIN | ETERS | |
|-----|-------|-------|----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.740 | 0.770 | 18.80 | 19.55 | |
| В | 0.250 | 0.270 | 6.35 | 6.85 | |
| С | 0.145 | 0.175 | 3.69 | 4.44 | |
| D | 0.015 | 0.021 | 0.39 | 0.53 | |
| F | 0.040 | 0.70 | 1.02 | 1.77 | |
| G | 0.100 | BSC | 2.54 BSC | | |
| Н | 0.050 | BSC | 1.27 BSC | | |
| J | 0.008 | 0.015 | 0.21 | 0.38 | |
| К | 0.110 | 0.130 | 2.80 | 3.30 | |
| L | 0.295 | 0.305 | 7.50 | 7.74 | |
| M | 0° | 10 ° | 0 ° | 10 ° | |
| S | 0.020 | 0.040 | 0.51 | 1.01 | |

D SUFFIX PLASTIC SOIC PACKAGE CASE 751B-05 ISSUE J



NOTES:
DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.
DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIN | IETERS | INC | HES | |
|-----|--------|--------|-------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 9.80 | 10.00 | 0.386 | 0.393 | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | |
| С | 1.35 | 1.75 | 0.054 | 0.068 | |
| D | 0.35 | 0.49 | 0.014 | 0.019 | |
| F | 0.40 | 1.25 | 0.016 | 0.049 | |
| G | 1.27 | BSC | 0.050 |) BSC | |
| J | 0.19 | 0.25 | 0.008 | 0.009 | |
| К | 0.10 | 0.25 | 0.004 | 0.009 | |
| М | 0 ° | 7° | 0 ° | 7° | |
| Р | 5.80 | 6.20 | 0.229 | 0.244 | |
| R | 0.25 | 0.50 | 0.010 | 0.019 | |

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5487–8345 Email: r14153@onsemi.com

Fax Response Line: 303–675–2167 800–344–3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.