# Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output

The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state.

The SN74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all ON Semiconductor TTL families.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Hysteresis on Clock Input to Improve Noise Margin
- Input Clamp Diodes Limit High Speed Termination Effects

#### **GUARANTEED OPERATING RANGES**


Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage		5.0	5.25	V
T <sub>A</sub>	T <sub>A</sub> Operating Ambient Temperature Range		25	70	°C
I <sub>OH</sub>	I <sub>OH</sub> Output Current – High			-2.6	mA
I <sub>OL</sub>	I <sub>OL</sub> Output Current – Low			24	mA



#### ON Semiconductor Formerly a Division of Motorola http://onsemi.com

http://onsemi.com

LOW POWER SCHOTTKY




PLASTIC N SUFFIX CASE 738



#### **ORDERING INFORMATION**

Device	Package	Shipping
SN74LS373N	16 Pin DIP	1440 Units/Box
SN74LS373DW	16 Pin	2500/Tape & Reel
SN74LS374N	16 Pin DIP	1440 Units/Box
SN74LS374DW	16 Pin	2500/Tape & Reel

#### CONNECTION DIAGRAM DIP (TOP VIEW)



PIN NAMES		HIGH	LOW
D <sub>0</sub> – D <sub>7</sub>	Data Inputs	0.5 U.L.	0.25 U.L.
LE	Latch Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
OE	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$O_0 - O_7$	Outputs	65 U.L.	15 U.L.

NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

#### TRUTH TABLE

LS373					
D <sub>n</sub>	LE	ŌĒ	On		
Н	Н	L	Н		
L	Н	L	L		
Х	L	L	Q <sub>0</sub>		
Х	Х	Н	Z*		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

\* Note: Contents of flip-flops unaffected by the state of the Output Enable input (OE).


#### LS374

D <sub>n</sub>	LE	ŌĒ	On
Н	μ	L	Н
L	μ	L	L
Х	Х	Н	Z*


#### http://onsemi.com 2

#### LOGIC DIAGRAMS





#### SN74LS374



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input All Inputs	LOW Voltage for	
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = $	–18 mA	
V <sub>OH</sub>	Output HIGH Voltage	2.4	3.1		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or V <sub>IL</sub> per Truth Table		
M			0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
I <sub>OZH</sub>	Output Off Current HIGH			20	μΑ	V <sub>CC</sub> = MAX, V <sub>OU</sub>	<sub>T</sub> = 2.7 V	
I <sub>OZL</sub>	Output Off Current LOW			-20	μΑ	V <sub>CC</sub> = MAX, V <sub>OU</sub>	T = 0.4 V	
				20	μΑ	$V_{CC} = MAX, V_{IN} =$	= 2.7 V	
Iн	Input HIGH Current			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
IIL	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
I <sub>OS</sub>	Short Circuit Current (Note 1)	-30		-130	mA	V <sub>CC</sub> = MAX		
I <sub>CC</sub>	Power Supply Current			40	mA	$V_{CC} = MAX$		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

#### AC CHARACTERISTICS (T<sub>A</sub> = $25^{\circ}$ C, V<sub>CC</sub> = 5.0 V)

			Limits						
			LS373	373 LS374					
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
f <sub>MAX</sub>	Maximum Clock Frequency				35	50		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Data to Output		12 12	18 18				ns	0 – 45 pE
t <sub>PLH</sub> t <sub>PHL</sub>	Clock or Enable to Output		20 18	30 30		15 19	28 28	ns	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time		15 25	28 36		20 21	28 28	ns	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time		12 15	20 25		12 15	20 25	ns	C <sub>L</sub> = 5.0 pF

AC SETUP REQUIREMENTS (T<sub>A</sub> =  $25^{\circ}$ C, V<sub>CC</sub> = 5.0 V)

		Limi		nits		
		L\$373		LS374		
Symbol	Parameter	Min	Max	Min	Max	Unit
t <sub>W</sub>	Clock Pulse Width	15		15		ns
ts	Setup Time	5.0		20		ns
t <sub>h</sub>	Hold Time	20		0		ns


## **DEFINITION OF TERMS**

SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.


HOLD TIME  $(t_h)$  — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.

#### SN74LS373

#### AC WAVEFORMS











Figure 3.

#### AC LOAD CIRCUIT



\* Includes Jig and Probe Capacitance.

SWITCH POSITIONS

SYMBOL	SW1	SW2	
t <sub>PZH</sub>	Open	Closed	
t <sub>PZL</sub>	Closed	Open	
t <sub>PLZ</sub>	Closed	Closed	
t <sub>PHZ</sub>	Closed	Closed	



#### SN74LS374

#### AC WAVEFORMS





Figure 5.







Figure 7.






\* Includes Jig and Probe Capacitance.

### SWITCH POSITIONS


SYMBOL	SW1	SW2
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PLZ</sub>	Closed	Closed
t <sub>PHZ</sub>	Closed	Closed



#### PACKAGE DIMENSIONS



**D SUFFIX** PLASTIC SOIC PACKAGE CASE 751D-05 **ISSUE F** 



NOTES:

DIMENSIONS ARE IN MILLIMETERS.
INTERPRET DIMENSIONS AND TOLERANCES

4.57

3.55

15°

1.01

7.62 BSC

0°

- PER ASME Y14.5M, 1994. DIMENSIONS D AND E DO NOT INCLUDE MOLD 3. PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 4. 5
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
В	0.35	0.49				
С	0.23	0.32				
D	12.65	12.95				
E	7.40	7.60				
е	1.27	BSC				
Н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
θ	0 °	7 °				

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5487–8345 Email: r14153@onsemi.com

Fax Response Line: 303–675–2167 800–344–3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.