Binary to 1-8 Decoder (Low)

The MC10161 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are high, force all outputs high.

The MC10161 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders. This design provides the identical 4 ns delay from any address or enable input to any output.

A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1. This system, using the MC10136 control counters, has the capability of incrementing, decrementing or holding data channels. When both S0 and S1 are low, the index counters reset, thus initializing both the mux and demux units. The four binary outputs of the counter are buffered by the MC10101s to send twisted—pair select data to the multiplexer/demultiplexer to units.


 $P_D = 315 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 4.0 \text{ ns typ}$

 t_f , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$


TRUTH TABLE

ENABLE INPUTS		INPUTS			OUTPUTS							
E1	E0	С	В	Α	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
L	L	L	L	L	┙	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
Н	Х	Х	Χ	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Х	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н

MC10161



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data Book (DL122/D).

ELECTRICAL CHARACTERISTICS

			Test Limits							
		Pin Under	−30°C		+25°C			+85°C		
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙΕ	8		84		61	76		84	mAdc
Input Current	l _{inH}	14		350			220		220	μAdc
	linL	14	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	Vон	13 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	13	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage Logic 1	Vона	13 13	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	V _{OLA}	13		-1.655			-1.630		-1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation Delay	^t 14+13– ^t 14–13+	13 13	1.5 1.5	6.2 6.2	1.5 1.5	4.0 4.0	6.0 6.0	1.5 1.5	6.4 6.4	
Rise Time (20 to 80%)	^t 13+	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	
Fall Time (20 to 80%)	t ₁₃ _	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	


ELECTRICAL CHARACTERISTICS (continued)

					TEST VOL	TAGE VALU	ES (Volts)		
		@ Test Te	mperature	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
Pin				TEST VC	LTAGE APF	LIED TO PII	NS LISTED B	ELOW	
Characteris	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(V _{CC}) Gnd	
Power Supply Drain Current		ΙΕ	8	2,7,9,14,15				8	1,16
Input Current		linH	14	14				8	1,16
		l _{inL}	14		14			8	1,16
Output Voltage	Logic 1	VOH	13 13	2 15				8 8	1,16 1,16
Output Voltage	Logic 0	V _{OL}	13	14				8	1,16
Threshold Voltage	Logic 1	VOHA	13 13			2 15		8 8	1,16 1,16
Threshold Voltage	Logic 0	VOLA	13			14		8	1,16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		^t 14+13– ^t 14–13+	13 13			14 14	13 13	8 8	1,16 1,16
Rise Time	(20 to 80%)	t ₁₃₊	13			14	13	8	1,16
Fall Time	(20 to 80%)	t ₁₃₋	13			14	13	8	1,16


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

MOTOROLA 3–74

FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER




OUTLINE DIMENSIONS



MOTOROLA 3–76


OUTLINE DIMENSIONS




NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54 BSC		
Н	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300	BSC	7.62 BSC		
M	0°	15°	0 °	15°	
N	0.020	0.040	0.51	1.01	





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIMETERS				
DIM	MIN	MAX	MIN	MAX			
Α	0.740	0.770	18.80	19.55			
В	0.250	0.270	6.35	6.85			
С	0.145	0.175	3.69	4.44			
D	0.015	0.021	0.39	0.53			
F	0.040	0.70	1.02	1.77			
G	0.100	BSC	2.54 BSC				
Н	0.050	BSC	1.27	BSC			
J	0.008	0.015	0.21	0.38			
K	0.110	0.130	2.80	3.30			
L	0.295	0.305	7.50	7.74			
M	0°	10°	0°	10 °			
S	0.020	0.040	0.51	1.01			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical parameters, including or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC10161/D