Designer's™ Data Sheet

TMOS E-FET [™] Power Field Effect Transistor D3PAK for Surface Mount N-Channel Enhancement-Mode Silicon Gate

The D³PAK package has the capability of housing the largest chip size of any standard, plastic, surface mount power semiconductor. This allows it to be used in applications that require surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in surface mount PWM motor controls and both ac–dc and dc–dc power supplies. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm, 13-inch/500 Unit Tape & Reel, Add -RL Suffix to Part Number

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating		Value	Unit	
Drain-Source Voltage	VDSS	250	Vdc	
Drain–Gate Voltage ($R_{GS} = 1.0 M\Omega$)	VDGR	250	Vdc	
Gate-Source Voltage — Continuous	VGS	±20	Vdc	
Drain Current — Continuous — Continuous @ 100° C — Single Pulse (t _p ≤ 10 µs)	I _D I _D I _{DM}	32 25 96	Adc Apk	
Total Power Dissipation @ 25° C Derate above 25° C Total Power Dissipation @ T _A = 25° C (1)	PD	250 2.0 3.57	Watts W/°C Watts	
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C	
Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C (V _{DD} = 50 Vdc, V _{GS} = 10 Vdc, Peak I _L = 32 Apk, L = 8.8 mH, R _G = 25 Ω)	E _{AS}	600	mJ	
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _θ JC R _θ JA R _θ JA	0.5 62.5 35	°C/W	
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C	

(1) When surface mounted to an FR4 board using the minimum recommended pad size.


Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

Thermal Clad is a trademark of the Bergquist Company.



TMOS POWER FET 32 AMPERES 250 VOLTS RDS(on) = 0.08 OHM



TMOS

N–Channel


CASE 433–01, Style 2 D³PAK Surface Mount



ELECTRICAL CHARACTERISTICS (T I = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•		•
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive		V(BR)DSS	250 —			Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 250 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		IDSS		_	10 100	μAdc
Gate–Body Leakage Current (V _{GS} = ± 20 Vdc, V _{DS} = 0)		IGSS	_	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu\text{Adc})$ Threshold Temperature Coefficient (Negative)		V _{GS(th)}	2.0	 7.0	4.0	Vdc mV/°C
Static Drain–to–Source On–Resistance (V_{GS} = 10 Vdc, I _D = 16 Adc)		R _{DS(on)}	_	0.69	0.08	Ohm
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 32 Adc) (V _{GS} = 10 Vdc, I _D = 16 Adc, T _J = 125°C)		VDS(on)		2.25 —	2.6 2.5	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 16 Adc)	9FS	11	20	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	_	3800	5320	pF
Output Capacitance		C _{OSS}	_	750	1020	
Transfer Capacitance		C _{rss}	_	240	370	
SWITCHING CHARACTERISTICS (2	2)			•		
Turn-On Delay Time		^t d(on)	—	31	60	ns
Rise Time	$ (V_{DD} = 125 \text{ Vdc}, \text{ I}_{D} = 32 \text{ Adc}, \\ V_{GS} = 10 \text{ Vdc}, \\ \text{R}_{G} = 9.1 \Omega) $	tr	—	133	266	
Turn-Off Delay Time		^t d(off)	—	93	186	
Fall Time		tf	—	108	216	
Gate Charge (See Figure 8)	(V _{DS} = 200 Vdc, I _D = 32 Adc, V _{GS} = 10 Vdc)	QT	—	97	136	nC
		Q ₁	—	22	—	
		Q ₂	—	43	—	
		Q3	_	41	—	
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On–Voltage	(I _S = 32 Adc, V _{GS} = 0 Vdc) (I _S = 32 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		1.0 0.92	1.5 —	Vdc
Reverse Recovery Time	(I _S = 32 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	_	312	—	ns
		^t a	_	220	—	
		tb	_	93	—	
Reverse Recovery Stored Charge		Q _{RR}	—	3.6	—	μC
NTERNAL PACKAGE INDUCTANC	E				_	
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	13	_	nH

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. Transfer Characteristics





Figure 3. On–Resistance versus Drain Current and Temperature



Temperature




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance


and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation





The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface

between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet, P_D can be calculated as follows:

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta}JA}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device. For a D³PAK device, P_D is calculated as follows.

$$P_D = \frac{150^{\circ}C - 25^{\circ}C}{62.5^{\circ}C/W} = 2.0 \text{ Watts}$$

The 62.5°C/W for the D³PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of $R_{0,IA}$ versus drain pad area is shown in Figure 15.




Figure 16. Thermal Resistance versus Drain Pad Area for the D³PAK Package (Typical)

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad[™]. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D²PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or "tombstoning" may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D²PAK packages. The pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 17. Typical Stencil for DPAK and D²PAK Packages

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.


* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D²PAK is not recommended for wave soldering.


TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The

line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/in-frared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.



PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MTV32N25E/D

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design_NET.com HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

