## **Power MOSFET**

## 30 V, 94 A, Single N-Channel, SOIC-8 FL

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

## **Applications**

- VCORE Applications
- DC-DC Converters
- Low Side Switching

## MAXIMUM RATINGS (T<sub>J</sub>=25°C unless otherwise stated)

Dir.						
R	ating	Symbol	Value	Unit		
Drain-to-Source Vo	ltage	$V_{DSS}$	30	V		
Gate-to-Source Vo	ltage	$V_{GS}$	±20	V		
Continuous Drain Current R <sub>θJA</sub>		T <sub>A</sub> = 25°C	I <sub>D</sub>	18	Α	
(Note 1)		T <sub>A</sub> = 85°C		13		
Power Dissipation R <sub>θJA</sub> (Note 1)		$T_A = 25^{\circ}C$ $P_D$		2.35	W	
Continuous Drain Current R <sub>0JA</sub>		T <sub>A</sub> = 25°C	I <sub>D</sub>	11	Α	
(Note 2)	Steady State	T <sub>A</sub> = 85°C	]	8.0		
Power Dissipation R <sub>θJA</sub> (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.91	W	
Continuous Drain Current R <sub>BJC</sub>		T <sub>C</sub> = 25°C	I <sub>D</sub>	94	Α	
(Note 1)		T <sub>C</sub> = 85°C		68		
Power Dissipation R <sub>0</sub> JC (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	62.5	W	
Pulsed Drain Cur- rent	T <sub>A</sub> = 25°C, t <sub>p</sub> = 10 μs		I <sub>DM</sub>	140	Α	
Current limited by package	T <sub>A</sub> = 25°C		I <sub>DmaxPkg</sub>	140	Α	
Operating Junction a Storage Tempera	T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C			
Source Current (Body Diode)			I <sub>S</sub>	62.5	Α	
Drain to Source	dV/dt	10	V/ns			
Single Pulse Drain-to-Source Avalanche Energy $T_J$ = 25°C, $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_L$ = 30 $A_{pk}$ , $L$ = 1.0 mH, $R_G$ = 25 $\Omega$			E <sub>AS</sub>	450	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.



## ON Semiconductor®

## http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Typ	I <sub>D</sub> Max
30 V	2.85 mΩ @ 10 V	
00 1	4.0 mΩ @ 4.5 V	34 A





# MARKING DIAGRAM & PIN ASSIGNMENT

SOIC-8 FLAT LEAD CASE 488AA STYLE 1



4709N = Specific Device Code A = Assembly Location

Y = Year WW = Work Week • Pb-Free Package

(Note: Microdot may be in either location)

## ORDERING INFORMATION

Device	Pa	ckage	Shipping <sup>†</sup>
NTMFS4709N		IC-8 FL b-Free)	1500 / Tape & Reel
NTMFS4709N		IC-8 FL b-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## THERMAL RESISTANCE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ hetaJC}$	2.0	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	53.2	
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	137.8	

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T				5.6		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		T <sub>J</sub> = 25°C			1.0	μΑ
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$				±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , I	D = 250 μA	1.0		3.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.6		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 11.5 V	I <sub>D</sub> = 30 A		2.8		
			I <sub>D</sub> = 15 A		2.8		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		2.85	3.6	mΩ
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		4.0	5.5	
			I <sub>D</sub> = 15 A		4.0		
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A			41		S
CHARGES AND CAPACITANCES						-	-
Input Capacitance	C <sub>ISS</sub>				2370		
Output Capacitance	C <sub>OSS</sub>	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,} $ $V_{DS} = 12 \text{ V}$			1240		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>	VDS - 12 V			305		
Total Gate Charge	Q <sub>G(TOT)</sub>				20		
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V};$ $I_D = 30 \text{ A}$			2.4		1 _
Gate-to-Source Charge	Q <sub>GS</sub>	I <sub>D</sub> = 3	30 Å		4.5		nC
Gate-to-Drain Charge	$Q_{GD}$	1			11		1
Total Gate Charge	Q <sub>G(TOT)</sub>				48		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 11.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			4.0		nC
Gate-to-Source Charge	Q <sub>GS</sub>				6.5		
Gate-to-Drain Charge	$Q_{GD}$				10.6		
SWITCHING CHARACTERISTICS (Note 6)	-	•			-	<u>-</u>	-
Turn-On Delay Time	t <sub>d(ON)</sub>				16		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 30 A, $R_{G}$ = 3.0 $\Omega$			173		7
Turn-Off Delay Time	t <sub>d(OFF)</sub>				20		ns
Fall Time	t <sub>f</sub>				105		1


Surface-mounted on FR4 board using 1 sq in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.


<sup>5.</sup> Pulse Test: pulse width  $\pm 300~\mu s$ , duty cycle  $\pm 2\%$ 6. Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (Note	6)						
Turn-On Delay Time	t <sub>d(ON)</sub>				8.5		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 11.5 V	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 30 A, $R_{G}$ = 3.0 $\Omega$		87		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	I <sub>D</sub> = 30 A, I			31.5		
Fall Time	t <sub>f</sub>	1			8.5		
DRAIN-SOURCE DIODE CHARACTERI	STICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A	T <sub>J</sub> = 25°C		0.75	1.0	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 50 A	T <sub>J</sub> = 25°C		0.85		
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A	T <sub>J</sub> = 125°C		0.7		
Reverse Recovery Time	t <sub>RR</sub>		•		48		
Charge Time	ta	$V_{GS}$ = 0 V, $d_{IS}/d_t$ = 100 A/ $\mu$ s, $I_S$ = 25 A			23		ns
Discharge Time	t <sub>b</sub>				25		
Reverse Recovery Charge	Q <sub>RR</sub>				55		nC
Package Parasitic Values	<u>.</u>	•			-	-	
Gate Resistance	R <sub>G</sub>	T <sub>A</sub> = 25°C			0.65		Ω

<sup>5.</sup> Pulse Test: pulse width  $\pm 300~\mu s$ , duty cycle  $\pm 2\%$ 6. Switching characteristics are independent of operating junction temperatures.





GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

30

 $I_D = 30 A$ 

T<sub>J</sub> = 25°C




Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current





Figure 11. Maximum Avalanche Energy versus **Starting Junction Temperature** 

## PACKAGE DIMENSIONS

## DFN6 5\*6\*1 1.27 PITCH (SO8 FL) CASE 488AA-01 **ISSUE B**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE

	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α	0.90	0.99	1.20			
A1	0.00		0.05			
b	0.33	0.41	0.51			
С	0.23	0.28	0.33			
D		5.15 BSC	;			
D1	4.50	4.90	5.10			
D2	3.50		4.22			
E		6.15 BSC				
E1	5.50	5.80	6.10			
E2	3.45		4.30			
е		1.27 BSC				
G	0.51	0.61	0.71			
K	0.51		-			
L	0.51	0.61	0.71			
L1	0.05	0.17	0.20			
М	3.00	3.40	3.80			
θ	0 °		12 °			


- STYLE 1: PIN 1. SOURCE 2. SOURCE

  - 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN

Α В 0.10 С Ф 0.05 e/2 C **E2** 

**BOTTOM VIEW** 

## **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.