Power MOSFET

Complementary, 20 V, +3.3/-2.5 A, TSOP-6 Dual

Features

- Complementary N-Channel and P-Channel MOSFET
- Small Size (3 x 3 mm) Dual TSOP-6 Package
- Leading Edge Trench Technology for Low On Resistance
- Reduced Gate Charge to Improve Switching Response
- Independently Connected Devices to Provide Design Flexibility
- This is a Pb–Free Device

Applications

- DC–DC Conversion Circuits
- Load/Power Switching
- LCD Display Inverter
- Portable Devices like PDA's, Cellular Phones, and Hard Drives

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

			r	,	
Param	eter		Symbol	Value	Unit
Drain-to-Source Voltag	е		V _{DSS}	20	V
Gate-to-Source Voltage	Gate-to-Source Voltage (N & P-Ch)				V
N-Channel	Steady	$T_A = 25^{\circ}C$	Ι _D	3.0	А
Continuous Drain Current (Note 1)	State	$T_A = 85^{\circ}C$		2.1	
	t ≤ 5 s	$T_A = 25^{\circ}C$		3.3	
P-Channel	Steady	$T_A = 25^{\circ}C$	۱ _D	2.3	А
Continuous Drain Current (Note 1)	State	$T_A = 85^{\circ}C$		1.6	
	t ≤ 5 s	T _A = 25°C		2.5	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	PD	1.1	W
	t ≤ 5 s	· · A		1.3	
N-Channel Continuous	Drain	$T_A = 25^{\circ}C$	I _D	2.1	А
Current (Note 2)		$T_A = 85^{\circ}C$		1.6	
P-Channel Continuous	Drain	$T_A = 25^{\circ}C$	I _D	1.6	А
Current (Note 2)		$T_A = 85^{\circ}C$		1.2	
Power Dissipation (Note	9 2)	$T_A = 25^{\circ}C$	PD	0.56	W
Pulsed Drain Current	N-Ch	t _p = 10 μs	I _{DM}	9.0	А
	P-Ch			7.0	
Operating Junction and	emperature	T _J , T _{STG}	–55 to 150	°C	
Source Current (Body D	iode) (No	te 2)	۱ _S	0.8	А
Lead Temperature for S (1/8" from case for 10 s		Purposes	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces). Both die on.


 Surface Mounted on FR4 Board using the minimum recommended pad size. (Cu area = 30 mm² [2 oz]). Both die on.



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	ID MAX (Note 1)
N-Ch	80 mΩ @ 4.5 V	3.3 A
20 V	110 mΩ @ 2.5 V	5.5 A
P-Ch	145 mΩ @ 4.5 V	-2.5 A
–20 V	200 mΩ @ 2.5 V	-2.3 A







DIAGRAM


S5 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTION



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

THERMAL RESISTANCE RATINGS (NTGD3122C)

Junction-to-Ambient - Steady State (Note 4)

Parameter	Symbol	Мах	Unit
BOTH DIE ON			
Junction-to-Ambient - Steady State (Note 3)	$R_{ ext{ heta}JA}$	115	
Junction-to-Ambient – t \leq 5 s (Note 3)	$R_{ hetaJA}$	95	°C/W
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	225	
ONE DIE ON			
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	175	
Junction-to-Ambient – t \leq 5 s (Note 3)	R _{AJA}	160	°C/W

305

 $R_{\theta JA}$

Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
Surface Mounted on FR4 Board using the minimum recommended pad size (Cu area = 30 mm² [2 oz] including traces).

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit	
OFF CHARACTERISTICS (Note 5)									
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	Ν	N 0.V	I _D = 250 μA	20			V	
		Р	V _{GS} = 0 V	I _D = -250 μA	-20				
Drain-to-Source Breakdown Voltage	V _{(BR)DSS} /T _J	Ν				13.6		mV/°C	
Temperature Coefficient		Р				14.4			
Zero Gate Voltage Drain Current	I _{DSS}	Ν	V_{GS} = 0 V, V_{DS} = 16 V	T 05 00	т ос ос			1.0	μA
		Р	V_{GS} = 0 V, V_{DS} = -16 V	T _J = 25 °C			-1.0	1	
	N V _{GS} = 0 V, V _{DS} = 16 V		T 05.00			10			
		Р	V_{GS} = 0 V, V_{DS} = -16 V	T _J = 85 °C			-10	1	
Gate-to-Source Leakage Current	I _{GSS}	Ν	$V_{DS} = 0 V, V_{GS} = \pm 12 V$				±100	nA	
	P $V_{DS} = 0 V, V_{GS} = \pm 12 V$				±100	1			

ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	V _{GS(TH)}	Ν		I _D = 250 μA	0.6	0.9	1.4	V
		Р	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.6	-0.9	-1.4	
Drain-to-Source On Resistance	R _{DS(on)}	Ν	V_{GS} = 4.5 V , I _D =	= 2.5 A		60	80	
			V_{GS} = 2.5 V , I_D = 2.2 A			70	110	
		Р	V_{GS} = $-4.5~V$, I_D = $-1.9~A$			95	145	mΩ
			V_{GS} = -2.5 V, I _D =	-1.6 A		150	200	
Forward Transconductance	9 _{FS}	Ν	V _{DS} = 5.0 V, I _D =	2.5 A		4.8		S
		Р	V _{DS} = -5.0 V , I _D =	= –2.5 A		4.0		

CHARGES AND CAPACITANCES

Input Capacitance	C _{ISS}				;	320	
Output Capacitance	C _{OSS}	Ν		V _{DS} = 10 V		72	
Reverse Transfer Capacitance	C _{RSS}					43	- 5
Input Capacitance	C _{ISS}		f = 1 MHz, V _{GS} = 0 V		:	390	pF
Output Capacitance	C _{OSS}	Р		V _{DS} = -10 V		75	
Reverse Transfer Capacitance	C _{RSS}					37	


5. Pulse Test: pulse width \leq 250 μ s, duty cycle \leq 2%.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Parameter	Symbol	N/P	Test Conditio	ons	Min	Тур	Max	Unit
CHARGES AND CAPACITANCES								
Total Gate Charge	Q _{G(TOT)}					3.9	5.5	
Threshold Gate Charge	Q _{G(TH)}					0.7		
Gate-to-Source Gate Charge	Q _{GS}	N	V _{GS} = 4.5 V, V _{DS} = 10	V_{GS} = 4.5 V, V_{DS} = 10 V, I_{D} = 3.0 A		1.0		
Gate-to-Drain "Miller" Charge	Q_{GD}					1.0		
Total Gate Charge	Q _{G(TOT)}					3.7	5.5	nC
Threshold Gate Charge	Q _{G(TH)}					0.7		
Gate-to-Source Gate Charge	Q _{GS}	- P	V _{GS} = -4.5 V, V _{DS} = -10	V, I _D = -2.2 A		1.1		
Gate-to-Drain "Miller" Charge	Q_{GD}					1.2		
SWITCHING CHARACTERISTICS	(Note 6)					-		
Turn-On Delay Time	t _{d(ON)}					5.8		ns
Rise Time	t _r	N	N $V_{GS} = 4.5 \text{ V}, V_{DD} = 10 \text{ V},$ $I_D = 1.0 \text{ A}, \text{ R}_G = 6.0 \Omega$			5.9		
Turn-Off Delay Time	t _{d(OFF)}					11.8		
Fall Time	t _f					2.1		
Turn-On Delay Time	t _{d(ON)}		P $V_{GS} = -4.5 \text{ V}, \text{ V}_{DD} = -10 \text{ V}, $ $I_D = -1.0 \text{ A}, \text{ R}_G = 6.0 \Omega$			6.7		
Rise Time	t _r					12.7		
Turn-Off Delay Time	t _{d(OFF)}	Р				13.2		
Fall Time	t _f					11		
DRAIN-SOURCE DIODE CHARAG	CTERISTICS							
Forward Diode Voltage	V _{SD}	Ν		I _S = 0.8 A		0.8	1.2	V
		Р	V _{GS} = 0 V, T _J = 25 °C	I _S = -0.8 A		-0.8	-1.2	
Reverse Recovery Time	t _{RR}					10.3		ns
Charge Time	t _a		V _{GS} = 0 V,			6.5		
Discharge Time	t _b	N	N $dI_S / dt = 100 \text{ A}/\mu \text{s}, I_S = 1.0 \text{ A}$			3.8		
Reverse Recovery Charge	Q _{RR}					3.0		nC
Reverse Recovery Time	t _{RR}					7.4		ns
Charge Time	t _a		V _{GS} = 0 V,			4.8		
Discharge Time	t _b	P	dl _S / dt = 100 A/μs, l _s	s = -1.0 A		2.6		
Reverse Recovery Charge	Q _{RR}					2.4		nC


6. Switching characteristics are independent of operating junction temperatures.

N-CHANNEL



N-CHANNEL










Figure 8. Resistive Switching Time Variation versus Gate Resistance



http://onsemi.com 5

P-CHANNEL





P-CHANNEL

100

100

ms





ORDERING INFORMATION

Device	Package	Shipping [†]
NTGD3122CT1G	TSOP6 (Pb–Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


TSOP-6 CASE 318G-02 **ISSUE S**

NOTES:


1. DIMENSIONING AND TOLERANCING PER

- 2
- DIMENSIONING AND TOLEHANCING PEH ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF DAGE MATERIAL З.
- BASE MATERIAL. DIMENSIONS A AND B DO NOT INCLUDE 4 MOLD FLASH, PROTRUSIONS, OR GATE
 - BURRS.

	М	ILLIMETE	RS	INCHES				
DIM	MIN	NOM	MAX	MIN	NOM	MAX		
Α	0.90	1.00	1.10	0.035	0.039	0.043		
A1	0.01	0.06	0.10	0.001	0.002	0.004		
b	0.25	0.38	0.50	0.010	0.014	0.020		
c	0.10	0.18	0.26	0.004	0.007	0.010		
D	2.90	3.00	3.10	0.114	0.118	0.122		
E	1.30	1.50	1.70	0.051	0.059	0.067		
е	0.85	0.95	1.05	0.034	0.037	0.041		
L	0.20	0.40	0.60	0.008	0.016	0.024		
HE	2.50	2.75	3.00	0.099	0.108	0.118		
θ	0°	-	10°	0°	-	10°		







*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.