Quint Latch

The MC10H175 is a quint D type latch with common reset and clock lines. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.2 ns Typical
- Power Dissipation, 400 mW Typical

Х

Х Х

- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K–Compatible


IRUTH TABLE							
D	C0	C1	Reset	Q _{n+1}			
L	L	L	Х	L			
Н	L	L	Х	Н			
Х	н	Х	L	Qn			
Х	X	н	L	Qn			
Х	н	Х	н	L			

Н

L

Н






Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).



ON Semiconductor

http://onsemi.com



YY = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping	
MC10H175L	CDIP-16	25 Units/Rail	
MC10H175P	PDIP-16	25 Units/Rail	
MC10H175FN	PLCC-20	46 Units/Rail	

MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
VEE	Power Supply ($V_{CC} = 0$)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to V _{EE}	Vdc
lout	Output Current – Continuous – Surge	50 100	mA
Τ _Α	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	–55 to +150 –55 to +165	°C ℃

ELECTRICAL CHARACTERISTICS (V_{EE} = –5.2 V \pm 5%) (See Note 1.)

		()°	2	5°		75°	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
١E	Power Supply Current	-	107	-	97	-	107	mA
linH	Input Current High Pins 5,6,7,9,10,12,13 Pin 11		565 1120		335 660		335 660	μA
l _{inL}	Input Current Low	0.5	-	0.5	-	0.3	-	μA
Vон	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIH	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc
	AETEDS		•	0	0		•	-

AC PARAMETERS

-	-							
^t pd	Propagation Delay Data Clock Reset	0.6 0.7 1.0	1.6 1.9 2.2	0.6 0.7 1.0	1.6 2.0 2.3	0.6 0.8 1.0	1.7 2.1 2.4	ns
tset	Set–up Time	1.5	-	1.5	-	1.5	-	ns
^t hold	Hold Time	0.8	-	0.8	-	0.8	-	ns
tr	Rise Time	0.5	1.8	0.5	1.9	0.5	2.0	ns
t _f	Fall Time	0.5	1.8	0.5	1.9	0.5	2.0	ns

 Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

APPLICATION INFORMATION


The MC10H175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the


positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. THE RESET INPUT **IS ENABLED ONLY WHEN THE CLOCK IS IN THE** HIGH STATE.

D Q С R

LOGIC DIAGRAM




PACKAGE DIMENSIONS



(0.635).

PACKAGE DIMENSIONS



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIMETERS		
DIM	MIN MAX		MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Ε	0.050 BSC		1.27 BSC		
F	0.055 0.065		1.40	1.65	
G	0.100	BSC	2.54 BSC		
Н	0.008	0.015	0.21	0.38	
К	0.125	0.170	3.18	4.31	
L	0.300 BSC		7.62 BSC		
Μ	0 °	15°	0 °	15 °	
Ν	0.020	0.040	0.51	1.01	

P SUFFIX PLASTIC DIP PACKAGE CASE 648-08 -A-ISSUE R 16 В 0 र्प ᇇᇇᇇ Ų ۲ կ , լ F - C S -T- SEATING PLANE κ H → н G **D** 16 PL ⊕ 0.25 (0.010) M T A M

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	ETERS	
DIM	MIN	MIN MAX		MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015 0.021		0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100 BSC		2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
К	0.110	0.110 0.130		3.30	
L	0.295	0.305	7.50	7.74	
Μ	0°	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

<u>Notes</u>

Notes

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada **Email:** ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5740–2745 Email: r14525@onsemi.com

Fax Response Line: 303–675–2167 800–344–3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.