Power MOSFET and Schottky Diode

–20 V, Fetky, P–Channel, –3.2 A, with 2.2A Schottky Barrier Diode, ChipFET[™]

Features

- Leadless SMD Package Featuring a MOSFET and Schottky Diode
- 40% Smaller than TSOP–6 Package
- Leadless SMD Package Provides Great Thermal Characteristics
- Independent Pinout to each Device to Ease Circuit Design
- Trench P–Channel for Low On Resistance
- Ultra Low VF Schottky

Applications

- Li–Ion Battery Charging
- High Side DC–DC Conversion Circuits
- High Side Drive for Small Brushless DC Motors
- Power Management in Portable, Battery Powered Products

MOSFET MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Parameter			Symbol	Value	Units
Drain-to-Source Voltage			V _{DSS}	-20	V
Gate-to-Source Voltage	Э		V _{GS}	±8.0	V
Continuous Drain Steady $T_J = 25^{\circ}C$			۱ _D	-3.2	А
Current (Note 1)	State	$T_J = 85^{\circ}C$		-2.3	
	t≤10 s	T _J = 25°C		-4.4	
Power Dissipation (Note 1)	$\begin{array}{c} \text{Steady} \\ \text{State} \end{array} \begin{array}{c} \text{T}_{\text{J}} = 25^{\circ}\text{C} \\ \end{array}$		P _D	1.1	W
	t≤10 s			2.1	
Pulsed Drain Current	t _p = 10 μ	S	I _{DM}	-13	А
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode)			۱ _S	-1.1	А
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

SCHOTTKY DIODE MAXIMUM RATINGS

(T_J = 25°C unless otherwise noted)

Parameter	Symbol	Value	Units
Peak Repetitive Reverse Voltage	V _{RRM}	20	V
DC Blocking Voltage	V _R	20	V
Average Rectified Forward Current	١ _F	2.2	А

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Units
Junction-to-Ambient - Steady State (Note 1)	R_{\thetaJA}	113	°C/W
Junction-to-Ambient – t \leq 10 s (Note 1)	R_{\thetaJA}	60	°C/W

1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).



ON Semiconductor®


http://onsemi.com

MOSFET

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
–20 V	64 mΩ @ –4.5 V	-3.2 A
20 0	85 mΩ @ –2.5 V	0.27


SCHOTTKY DIODE

V _R MAX	V _F TYP	I _F MAX
20 V	0.510 V	2.2 A









D1 = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
NTHD3101FT1	ChipFET	3000/Tape & Reel
NTHD3101FT1G	ChipFET (Pb–free)	3000/Tape & Reel

⁺For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
OFF CHARACTERISTICS	-		•	-	-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = -250 μ A	-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J			-15		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 2 \text{ T}_J = 1$	25°C 25°C		-1.0 -5.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±8.0 V			±100	nA
ON CHARACTERISTICS (Note 2)		50 00				
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = -250 μA	-0.45		-1.5	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J			2.7		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -4.5, I_D = -3.2 \text{ A}$		64	80	mΩ
		$V_{GS} = -2.5$, $I_D = -2.2$ A		85	110	1
		V _{GS} = -1.8, I _D = -1.0 A		120	170	1
Forward Transconductance	9fs	V _{DS} = -10 V, I _D = -2.9 A		8.0		S
CHARGES AND CAPACITANCES						
Input Capacitance	C _{ISS}			680		pF
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = −10 V		100		1
Reverse Transfer Capacitance	C _{RSS}	.03		70		
Total Gate Charge	Q _{G(TOT)}			7.4		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$		0.6		
Gate-to-Source Charge	Q _{GS}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$ $I_D = -3.2 \text{ A}$		1.4		
Gate-to-Drain Charge	Q _{GD}			2.5		1
SWITCHING CHARACTERISTICS (No	ote 3)					
Turn–On Delay Time	t _{d(ON)}			5.8		ns
Rise Time	tr	V _{GS} = -4.5 V, V _{DD} = -10 V,		11.7		
Turn-Off Delay Time	t _{d(OFF)}	$I_{\rm D} = -3.2 \text{ A}, \text{ R}_{\rm G} = 2.4 \Omega$		16		1
Fall Time	t _f			12.4		
DRAIN-SOURCE DIODE CHARACTE	RISTICS					
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V, I_S = -3.2 A T_J = 2$	25°C	-0.8	-1.2	V
Reverse Recovery Time	t _{RR}			13.5		ns
Charge Time	t _a	$V_{GS} = 0 V, I_{S} = -1.0 A$,		9.5]
Discharge Time	t _b	dl _S /dt = 100 A/µs		4.0		
Reverse Recovery Charge	Q _{RR}			6.5		nC
SCHOTTKY DIODE ELECTRICAL	CHARACTE	RISTICS (T _J = 25° C unless otherw	rise noted)			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Maximum Instantaneous	V _F	I _F = 0.1 A		0.425		V


Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Maximum Instantaneous	V _F	I _F = 0.1 A		0.425		V
Forward Voltage		I _F = 1.0 A		0.510	0.575	
Maximum Instantaneous Reverse Current	I _R	V _R = 10 V			1.0	μΑ
		V _R = 20 V			5.0	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


TYPICAL P-CHANNEL PERFORMANCE CURVES

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$





TYPICAL SCHOTTKY PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)






Figure 17. Basic

Figure 18. Style 3


BASIC PAD PATTERNS

The basic pad layout with dimensions is shown in Figure 17. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 18 improves the thermal area of the drain connections (pins 5, 6) while remaining within the confines

of the basic footprint. The drain copper area is 0.0019 sq. in. (or 1.22 sq. mm). This will assist the power dissipation path away from the device (through the copper lead–frame) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

PACKAGE DIMENSIONS



NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. 4. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM. 5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS. 6. NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE. 7. 1206A-01 AND 1206A-02 OBSOLETE. NEW STANDARD IS 1206A-03.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	2.95	3.10	0.116	0.122	
В	1.55	1.70	0.061	0.067	
С	1.00	1.10	0.039	0.043	
D	0.25	0.35	0.010	0.014	
G	0.65	0.65 BSC		5 BSC	
J	0.10	0.20	0.004	0.008	
K	0.28	0.42	0.011	0.017	
L	0.55	5 BSC	SC 0.022 BS		
М	5 °	5 ° NOM		NOM	
S	1.80	2.00	0.072	0.080	

ChipFET is a trademark of Vishay Siliconix

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

NTHD3101F/D