

INA118

Precision, Low Power INSTRUMENTATION AMPLIFIER

FEATURES

- **LOW OFFSET VOLTAGE:** 50 μ V max
- **LOW DRIFT:** 0.5 μ V/ $^{\circ}$ C max
- **LOW INPUT BIAS CURRENT:** 5nA max
- **HIGH CMR:** 110dB min
- **INPUTS PROTECTED TO \pm 40V**
- **WIDE SUPPLY RANGE:** \pm 1.35 to \pm 18V
- **LOW QUIESCENT CURRENT:** 350 μ A
- **8-PIN PLASTIC DIP, SO-8**

APPLICATIONS

- **BRIDGE AMPLIFIER**
- **THERMOCOUPLE AMPLIFIER**
- **RTD SENSOR AMPLIFIER**
- **MEDICAL INSTRUMENTATION**
- **DATA ACQUISITION**


DESCRIPTION

The INA118 is a low power, general purpose instrumentation amplifier offering excellent accuracy. Its versatile 3-op amp design and small size make it ideal for a wide range of applications. Current-feedback input circuitry provides wide bandwidth even at high gain (70kHz at $G = 100$).

A single external resistor sets any gain from 1 to 10,000. Internal input protection can withstand up to \pm 40V without damage.

The INA118 is laser trimmed for very low offset voltage (50 μ V), drift (0.5 μ V/ $^{\circ}$ C) and high common-mode rejection (110dB at $G = 1000$). It operates with power supplies as low as \pm 1.35V, and quiescent current is only 350 μ A—ideal for battery operated systems.

The INA118 is available in 8-pin plastic DIP, and SO-8 surface-mount packages, specified for the -40° C to $+85^{\circ}$ C temperature range.



SPECIFICATIONS

ELECTRICAL


At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $R_L = 10\text{k}\Omega$ unless otherwise noted.

PARAMETER	CONDITIONS	INA118PB, UB			INA118P, U			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
INPUT Offset Voltage, RTI Initial vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode Linear Input Voltage Range	$T_A = +25^\circ\text{C}$ $T_A = T_{\text{MIN}}$ to T_{MAX} $V_S = \pm 1.35\text{V}$ to $\pm 18\text{V}$		$\pm 10 \pm 50/\text{G}$	$\pm 50 \pm 500/\text{G}$		$\pm 25 \pm 100/\text{G}$	$\pm 125 \pm 1000/\text{G}$	μV	
			$\pm 0.2 \pm 2/\text{G}$	$\pm 0.5 \pm 20/\text{G}$		$\pm 0.2 \pm 5/\text{G}$	$\pm 1 \pm 20/\text{G}$	$\mu\text{V}/^\circ\text{C}$	
			$\pm 1 \pm 10/\text{G}$	$\pm 5 \pm 100/\text{G}$		*	$\pm 10 \pm 100/\text{G}$	$\mu\text{V}/\text{V}$	
			$\pm 0.4 \pm 5/\text{G}$			*		$\mu\text{V}/\text{mo}$	
			$10^{10} \parallel 1$			*		$\Omega \parallel \text{pF}$	
Safe Input Voltage Common-Mode Rejection	$V_{\text{CM}} = \pm 10\text{V}$, $\Delta R_S = 1\text{k}\Omega$	$(V+) - 1$ $(V-) + 1.1$	$(V+) - 0.65$ $(V-) + 0.95$	± 40	*	*	*	V	
		G = 1	80	90	73	*		dB	
		G = 10	97	110	89	*		dB	
		G = 100	107	120	98	*		dB	
		G = 1000	110	125	100	*		dB	
BIAS CURRENT vs Temperature			± 1 ± 40	± 5		*	*	nA $\text{pA}/^\circ\text{C}$	
OFFSET CURRENT vs Temperature			± 1 ± 40	± 5		*	*	nA $\text{pA}/^\circ\text{C}$	
NOISE VOLTAGE, RTI f = 10Hz f = 100Hz f = 1kHz $f_B = 0.1\text{Hz}$ to 10Hz Noise Current f=10Hz f=1kHz $f_B = 0.1\text{Hz}$ to 10Hz	G = 1000, $R_S = 0\Omega$		11			*		$\text{nV}/\sqrt{\text{Hz}}$	
				10			*		$\text{nV}/\sqrt{\text{Hz}}$
				10			*		$\text{nV}/\sqrt{\text{Hz}}$
				0.28			*		$\mu\text{Vp-p}$
				2.0			*		$\text{pA}/\sqrt{\text{Hz}}$
			0.3			*		$\text{pA}/\sqrt{\text{Hz}}$	
			80			*		pAp-p	
GAIN Gain Equation Range of Gain Gain Error Gain vs Temperature 50k Ω Resistance ⁽¹⁾ Nonlinearity	G = 1 G = 10 G = 100 G = 1000 G = 1 G = 1 G = 10 G = 100 G = 1000	1	$1 + (50\text{k}\Omega/R_G)$	10000	*	*	*	V/V V/V	
			± 0.01	± 0.024		*	*	± 0.1	%
			± 0.02	± 0.4		*	*	± 0.5	%
			± 0.05	± 0.5		*	*	± 0.7	%
			± 0.5	± 1		*	*	± 2	%
			± 1	± 10		*	*	± 10	$\text{ppm}/^\circ\text{C}$
			± 25	± 100		*	*	*	$\text{ppm}/^\circ\text{C}$
			± 0.0003	± 0.001		*	*	± 0.002	% of FSR
			± 0.0005	± 0.002		*	*	± 0.004	% of FSR
			± 0.0005	± 0.002		*	*	± 0.004	% of FSR
	± 0.002	± 0.01		*	*	± 0.02	% of FSR		
OUTPUT Voltage: Positive Negative Single Supply High Single Supply Low Load Capacitance Stability Short Circuit Current	$R_L = 10\text{k}\Omega$ $R_L = 10\text{k}\Omega$ $V_S = +2.7\text{V}/0\text{V}^{(2)}$, $R_L = 10\text{k}\Omega$ $V_S = +2.7\text{V}/0\text{V}^{(2)}$, $R_L = 10\text{k}\Omega$	$(V+) - 1$ $(V-) + 0.35$	$(V+) - 0.8$ $(V-) + 0.2$		*	*		V	
		1.8	2.0		*	*		V	
		60	35		*	*		V	
			1000		*	*		mV	
			$\pm 5/-12$		*	*		pF	
							mA		
FREQUENCY RESPONSE Bandwidth, -3dB Slew Rate Settling Time, 0.01% Overload Recovery	G = 1 G = 10 G = 100 G = 1000 $V_O = \pm 10\text{V}$, G = 10 G = 1 G = 10 G = 100 G = 1000 50% Overdrive		800			*		kHz	
				500			*		kHz
				70			*		kHz
				7			*		kHz
				0.9			*		V/ μs
				15			*		μs
				15			*		μs
		21			*		μs		
		210			*		μs		
		20			*		μs		
POWER SUPPLY Voltage Range Current	$V_{\text{IN}} = 0\text{V}$	± 1.35	± 15	± 18	*	*	*	V	
			± 350	± 385		*	*	μA	
TEMPERATURE RANGE Specification Operating θ_{JA}		-40		85	*		*	$^\circ\text{C}$	
		-40		125	*		*	$^\circ\text{C}$	
			80			*	*	$^\circ\text{C}/\text{W}$	

* Specification same as INA118PB, UB.

NOTE: (1) Temperature coefficient of the "50k Ω " term in the gain equation. (2) Common-mode input voltage range is limited. See text for discussion of low power supply and single power supply operation.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 18V$
Analog Input Voltage Range	$\pm 40V$
Output Short-Circuit (to ground)	Continuous
Operating Temperature	$-40^{\circ}C$ to $+125^{\circ}C$
Storage Temperature	$-40^{\circ}C$ to $+125^{\circ}C$
Junction Temperature	$+150^{\circ}C$
Lead Temperature (soldering, 10s)	$+300^{\circ}C$



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION







PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE
INA118P	8-Pin Plastic DIP	006	$-40^{\circ}C$ to $+85^{\circ}C$
INA118PB	8-Pin Plastic DIP	006	$-40^{\circ}C$ to $+85^{\circ}C$
INA118U	SO-8 Surface-Mount	182	$-40^{\circ}C$ to $+85^{\circ}C$
INA118UB	SO-8 Surface-Mount	182	$-40^{\circ}C$ to $+85^{\circ}C$

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.







TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, unless otherwise noted.



APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA118. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 12Ω in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR ($G = 1$).

SETTING THE GAIN

Gain of the INA118 is set by connecting a single external resistor, R_G , connected between pins 1 and 8:

$$G = 1 + \frac{50k\Omega}{R_G} \quad (1)$$

Commonly used gains and resistor values are shown in Figure 1.

The 50kΩ term in Equation 1 comes from the sum of the two internal feedback resistors of A_1 and A_2 . These on-chip metal film resistors are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA118.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. R_G 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

DYNAMIC PERFORMANCE

The typical performance curve "Gain vs Frequency" shows that, despite its low quiescent current, the INA118 achieves wide bandwidth, even at high gain. This is due to the current-feedback topology of the INA118. Settling time also remains excellent at high gain.

The INA118 exhibits approximately 3dB peaking at 500kHz in unity gain. This is a result of its current-feedback topology and is not an indication of instability. Unlike an op amp with poor phase margin, the rise in response is a predictable +6dB/octave due to a response zero. A simple pole at 300kHz or lower will produce a flat passband unity gain response.




FIGURE 1. Basic Connections.

NOISE PERFORMANCE

The INA118 provides very low noise in most applications. For differential source impedances less than $1\text{k}\Omega$, the INA103 may provide lower noise. For source impedances greater than $50\text{k}\Omega$, the INA111 FET-Input Instrumentation Amplifier may provide lower noise.

Low frequency noise of the INA118 is approximately $0.28\mu\text{V}_{\text{p-p}}$ measured from 0.1 to 10Hz ($G \geq 100$). This provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.

OFFSET TRIMMING

The INA118 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. The op amp buffer provides low impedance at the Ref terminal to preserve good common-mode rejection.




FIGURE 2. Optional Trimming of Output Offset Voltage.

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA118 is extremely high—approximately $10^{10}\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately $\pm 5\text{nA}$. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 3 shows various provisions for an input bias current path. Without a bias current path, the inputs will float to a potential which exceeds the common-mode range of the INA118 and the input amplifiers will saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 3). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.




FIGURE 3. Providing an Input Common-Mode Current Path.

INPUT COMMON-MODE RANGE

The linear input voltage range of the input circuitry of the INA118 is from approximately 0.6V below the positive supply voltage to 1V above the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range will be limited by the output voltage swing of amplifiers A_1 and A_2 . Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see performance curves “Input Common-Mode Range vs Output Voltage”.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA118 will be near 0V even though both inputs are overloaded.

LOW VOLTAGE OPERATION

The INA118 can be operated on power supplies as low as $\pm 1.35\text{V}$. Performance of the INA118 remains excellent with power supplies ranging from $\pm 1.35\text{V}$ to $\pm 18\text{V}$. Most parameters vary only slightly throughout this supply voltage range—see typical performance curves. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within their linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. Typical performance curves, “Input Common-Mode Range vs Output Voltage” show the range of linear operation for a various supply voltages and gains.

SINGLE SUPPLY OPERATION

The INA118 can be used on single power supplies of +2.7V to +36V. Figure 5 shows a basic single supply circuit. The output Ref terminal is connected to ground. Zero differential input voltage will demand an output voltage of 0V (ground). Actual output voltage swing is limited to approximately 35mV above ground, when the load is referred to ground as shown. The typical performance curve “Output Voltage vs Output Current” shows how the output voltage swing varies with output current.

With single supply operation, V_{IN}^+ and V_{IN}^- must both be 0.98V above ground for linear operation. You cannot, for instance, connect the inverting input to ground and measure a voltage connected to the non-inverting input.

To illustrate the issues affecting low voltage operation, consider the circuit in Figure 5. It shows the INA118, operating from a single 3V supply. A resistor in series with the low side of the bridge assures that the bridge output

voltage is within the common-mode range of the amplifier’s inputs. Refer to the typical performance curve “Input Common-Mode Range vs Output Voltage” for 3V single supply operation.

INPUT PROTECTION

The inputs of the INA118 are individually protected for voltages up to $\pm 40V$. For example, a condition of $-40V$ on one input and $+40V$ on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 1.5 to 5mA. The typical performance curve “Input Bias Current vs Input Overload Voltage” shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.

INSIDE THE INA118

Figure 1 shows a simplified representation of the INA118. The more detailed diagram shown here provides additional insight into its operation.

Each input is protected by two FET transistors that provide a low series resistance under normal signal conditions, preserving excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 1.5 to 5mA.

The differential input voltage is buffered by Q_1 and Q_2 and impressed across R_G , causing a signal current to flow through R_G , R_1 and R_2 . The output difference amp, A_3 , removes the common-mode component of the input signal and refers the output signal to the Ref terminal.

Equations in the figure describe the output voltages of A_1 and A_2 . The V_{BE} and IR drop across R_1 and R_2 produce output voltages on A_1 and A_2 that are approximately 1V lower than the input voltages.

$$A_1 \text{ Out} = V_{CM} - V_{BE} - (10\mu A \cdot 25k\Omega) - V_O/2$$

$$A_2 \text{ Out} = V_{CM} - V_{BE} - (10\mu A \cdot 25k\Omega) + V_O/2$$

$$\text{Output Swing Range } A_1, A_2: (V+) - 0.65V \text{ to } (V-) + 0.06V$$

$$\text{Amplifier Linear Input Range: } (V+) - 0.65V \text{ to } (V-) + 0.98V$$




FIGURE 4. INA118 Simplified Circuit Diagram.




FIGURE 5. Single-Supply Bridge Amplifier.




FIGURE 6. AC-Coupled Instrumentation Amplifier.




FIGURE 7. Thermocouple Amplifier With Cold Junction Compensation.




FIGURE 8. Differential Voltage to Current Converter.




FIGURE 9. ECG Amplifier With Right-Leg Drive.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.