# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



# MITSUBISHI MICROCOMPUTERS M37224M3-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **DESCRIPTION**


The M37224M3-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. They are housed in a 42-pin shrink plastic molded DIP.

In addition to their simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy programming.

The M37224M3-XXXSP has a PWM output function and a OSD display function, so it is useful for a channel selection system for TV.

#### **FEATURES**

| Number of basic instructions   | 71                         |
|--|----------------------------|
| <ul><li>Memory size</li></ul>  |                            |
| ROM  | 12 K bytes                 |
| RAM  | 256 bytes                  |
| ROM for display  | 8 K bytes                  |
| RAM for display  | 96 bytes                   |
| <ul> <li>Minimum instruction execution time</li> </ul>   |                            |
| 0.5 <i>µ</i> s (at 8 N   | MHz oscillation frequency) |
| Power source voltage   | 5 V ± 10 %                 |
| Power dissipation  | 165 mW                     |
| (at 8 MHz oscillation frequency, Vcc=  | 5.5V, at CRT display)      |
| Subroutine nesting   | 96 levels (maximum)        |
| A last a service to  |                            |
| Interrupts   | 13 types, 13 vectors       |
| Interrupts     8-bit timers  |                            |
| ·  | 4                          |
| 8-bit timers      Programmable I/O ports (Ports P0, P1, F)     Input ports (Ports P33, P34)  |                            |
| 8-bit timers  Programmable I/O ports (Ports P0, P1, F  |                            |
| 8-bit timers      Programmable I/O ports (Ports P0, P1, F)     Input ports (Ports P3, P34)      Output ports (Ports P52–P55)      12 V withstand ports.  |                            |
| 8-bit timers      Programmable I/O ports (Ports P0, P1, F)     Input ports (Ports P3, P34)      Output ports (Ports P52–P55)   |                            |
| 8-bit timers      Programmable I/O ports (Ports P0, P1, F)     Input ports (Ports P3, P34)      Output ports (Ports P52–P55)      12 V withstand ports.  |                            |
| 8-bit timers     Programmable I/O ports (Ports P0, P1, F)     Input ports (Ports P33, P34)     Output ports (Ports P52–P55)     12 V withstand ports     LED drive ports     Serial I/O     A-D comparator (6-bit resolution)  |                            |
| 8-bit timers     Programmable I/O ports (Ports P0, P1, F)     Input ports (Ports P3, P34)     Output ports (Ports P52–P55)     12 V withstand ports     LED drive ports     Serial I/O     A-D comparator (6-bit resolution)     D-A converter (6-bit resolution)                        |                            |
| 8-bit timers     Programmable I/O ports (Ports P0, P1, F)     Input ports (Ports P3, P34)     Output ports (Ports P52–P55)     12 V withstand ports     LED drive ports     Serial I/O     A-D comparator (6-bit resolution)     D-A converter (6-bit resolution)     PWM output circuit |                            |
| 8-bit timers     Programmable I/O ports (Ports P0, P1, F)     Input ports (Ports P3, P34)     Output ports (Ports P52–P55)     12 V withstand ports     LED drive ports     Serial I/O     A-D comparator (6-bit resolution)     D-A converter (6-bit resolution)                        |                            |




CRT display function

| Number of display characters 20 characters X 2 lines             | 3 |
|--|---|
| (16 lines maximum)   | ) |
| Kinds of characters128 kinds                                     | 3 |
| Dot structure  | 3 |
| Kinds of character sizes 3 kinds                                 | 3 |
| Kinds of character colors (It can be specified by the character) |   |
| maximum 7 kinds (R, G, B)  |   |
| Kinds of raster colors (maximum 7 kinds)                         |   |
| Display position   |   |
| Horizontal 64 levels   | > |
| Vertical   | 3 |
| Bordering (horizontal and vertical)                              |   |

# **APPLICATION**

T١







SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

# **FUNCTIONS**

| Pai                          | ameter               |                     | Functions  |
|------------------------------|----------------------|---------------------|--|
| Number of basic instructions |                      |                     | 71   |
| Instruction execution time   |                      |                     | 0.5 $\mu$ s (the minimum instruction execution time, at 8 MHz oscillation frequency)   |
| Clock frequency              |                      |                     | 8 MHz (maximum)  |
| Memory size                  | ROM                  |                     | 12 K bytes   |
|                              | RAM                  |                     | 256 bytes  |
|                              | CRT ROM              |                     | 4 K bytes  |
|                              | CRT RAM              |                     | 80 bytes   |
| Input/Output ports           | P0                   | I/O                 | 8-bit X 1 (N-channel open-drain output structure, can be used as PWM output pins, INT input pins, A-D input pin)   |
|                              | P10-P17              | I/O                 | 8-bit X 1 (CMOS input/output structure, can be used as A-D input pins, INT input pin)  |
|                              | P20, P21             | I/O                 | 2-bit X 1 (CMOS input/output or N-channel open-drain output structure, can be used as serial I/O pins)   |
|                              | P22-P27              | I/O                 | 6-bit X 1 (CMOS input/output structure, can be used as serial input pin, external clock input pins)  |
|                              | P30, P31             | I/O                 | 2-bit X 1 (CMOS input/output or N-channel open-drain output structure, can be used as A-D input pins, D-A conversion output pins)                                    |
|                              | P32                  | I/O                 | 1-bit X 1 (N-channel open-drain output structure)  |
|                              | P33, P34             | Input               | 2-bit X 1 (can be used as CRT display clock I/O pins)  |
|                              | P52-P55              | Output              | 4-bit X 1 (CMOS output structure, can be used as CRT output pins)  |
| Serial I/O                   | •                    | •                   | 8-bit X 1  |
| A-D comparator               |                      |                     | 6 channels (6-bit resolution)  |
| D-A converter                |                      |                     | 2 (7-bit resolution)   |
| PWM output circuit           |                      |                     | 14-bit X 1, 8-bit X 6  |
| Timers                       |                      |                     | 8-bit timer X 4  |
| ROM correction function      |                      |                     | 32 bytes X 2   |
| Subroutine nesting           |                      |                     | 96 levels (maximum)  |
| Interrupt                    |                      |                     | External interrupt X 3, Internal timer interrupt X 4, Serial I/O interrupt X 1, CRT interrupt X 1, f(XIN)/4096 interrupt X 1, VSYNC interrupt X 1, BRK interrupt X 1 |
| Clock generating circuit     |                      |                     | 2 built-in circuits (externally connected to a ceramic resonator or a quartz-crystal oscillator)   |
| Power source voltage         |                      |                     | 5 V ± 10 %   |
| Power dissipation            | CRT ON               |                     | 165 mW typ. (at oscillation frequency f(XIN) = 8 MHz, fCRT = 8 MHz)  |
|                              | CRT OFF              |                     | 110 mW typ. (at oscillation frequency f(XIN) = 8 MHz)  |
|                              | In stop mode         |                     | 1.65 mW (maximum)  |
| Operating temperature range  |                      |                     | −10 °C to 70 °C  |
| Device structure             |                      |                     | CMOS silicon gate process  |
| Package                      |                      |                     | 42-pin shrink plastic molded DIP   |
| CRT display function         | Number of disp       | lay characters      | 20 characters X 2 lines (maximum 16 lines by software)   |
|                              | Dot structure        |                     | 12 X 16 dots   |
|                              | Kinds of charac      | ters                | 128 kinds  |
|                              | Kinds of charac      | ter sizes           | 3 kinds  |
|                              | Kinds of charac      | ter colors          | Maximum 7 kinds (R, G, B); can be specified by the character   |
|                              | Display position (ho | rizontal, vertical) | 64 levels (horizontal) X 128 levels (vertical)   |



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

# **PIN DESCRIPTION**

| Pin                                 | Name   | Input/<br>Output | Functions  |
|-------------------------------------|--|------------------|--|
| VCC,<br>Vss.                        | Power source                                       |                  | Apply voltage of 5 V $\pm$ 10 % (typical) to Vcc, and 0 V to Vss.  |
| CNVss                               | CNVss  |                  | Connected to Vss.  |
| RESET                               | Reset input  | Input            | To enter the reset state, the reset input pin must be kept at a "L" for 2 $\mu$ s or more (under normal Vcc conditions). If more time is needed for the quartz-crystal oscillator to stabilize, this "L" condition should be maintained for the required time.                               |
| XIN                                 | Clock input  | Input            | This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and  |
| Хоит                                | Clock output                                       | Output           | XOUT. If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.  |
| P00/PWM0-<br>P05/PWM5,<br>P06/INT2/ | I/O port P0  | I/O              | Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open-drain output. See notes at end of Table for full details of port P0 functions. |
| A-D4,<br>P07/INT1                   | PWM output   | Output           | Pins P00–P05 are also used as PWM output pins PWM0–PWM5 respectively. The output structure is N-channel open-drain output.   |
|                                     | External interrupt input                           | Input            | Pins P06, P07 are also used as external interrupt input pins INT2, INT1 respectively.  |
|                                     | Analog input                                       | Input            | P06 pin is also used as analog input pin A-D4.   |
| P10–P14,<br>P15/A-D1/               | I/O port P1  | I/O              | Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output.   |
| INT3,                               | Analog input                                       | Input            | Pins P15–P17 are also used as analog input pins A-D1 to A-D3 respectively.   |
| P16/A-D2,<br>P17/A-D3               | External interrupt input                           | Input            | P15 pin is also used as external interrupt input pin INT3.   |
| P20/SCLK,<br>P21/SOUT,              | I/O port P2  | I/O              | Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output.   |
| P22/SIN,<br>P23/TIM3,               | External clock input                               | Input            | Pins P23, P24 are also used as external clock input pins TIM3, TIM2 respectively.  |
| P24/TIM2,<br>P25–P27                | Serial I/O synchro-<br>nous clock input/<br>output | I/O              | P20 pin is also used as serial I/O synchronous clock input/output pin SCLK. The output structure is N-channel open-drain output.   |
|                                     | Serial I/O data output                             | Output           | Pin P21 is also used as serial I/O data output pin Sout. The output structure is N-channel open-drain output.  |
|                                     | Serial I/O data input                              | Input            | Pin P22 is also used as serial I/O data input pin SIN.   |
| P30/A-D5/<br>DA1,<br>P31/A-D6/      | I/O port P3  | I/O              | Ports P30–P32 are 3-bit I/O ports and have basically the same functions as port P0. Either CMOS output or N-channel open-drain output structure can be selected as the port P30 and P31. The output structure of port P32 is N-channel open-drain output.                                    |
| DA2,<br>P32                         | Analog input                                       | Input            | Pins P30, P31 are also used as analog input pins A-D5, A-D6 respectively.  |
|                                     | D-A conversion output                              | Output           | Pins P30, P31 are also used as D-A conversion output pins DA1, DA2 respectively.   |
| P33/OSC1,                           | Input port P3                                      | Input            | Ports P33, P34 are 2-bit input ports.  |
| P34/OSC2                            | Clock input for CRT display                        | Input            | P33 pin is also used as CRT display clock input pin OSC1.  |
|                                     | Clock output for CRT display                       | Output           | P34 pin is also used as CRT display clock output pin OSC2. The output structure is CMOS output.  |



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

# **PIN DESCRIPTION (continued)**

| Pin               | Name           | Input/<br>Output | Functions   |
|-------------------|----------------|------------------|---|
| P52/R,<br>P53/G,  | Output port P5 | Output           | Ports P52–P55 are a 4-bit output port. The output structure is CMOS output.                                   |
| P54/B,<br>P55/OUT | CRT output     | Output           | Pins P52–P55 are also used as CRT output pins R, G, B, OUT respectively. The output structure is CMOS output. |
| Hsync             | HSYNC input    | Input            | This is a horizontal synchronous signal input for CRT.  |
| Vsync             | Vsync input    | Input            | This is a vertical synchronous signal input for CRT.  |
| D-A               | DA output      | Output           | This is a 14-bit PWM output pin.  |

Note: As shown in the memory map (Figure 5), port P0 is accessed as a memory at address  $00C0_{16}$  of zero page. Port P0 has the port P0 direction register (address  $00C1_{16}$  of zero page) which can be used to program each bit as an input ("0") or an output ("1"). The pins programmed as "1" in the direction register are output pins. When pins are programmed as "0," they are input pins. When pins are programmed as output pins, the output data are written into the port latch and then output. When data is read from the output pins, the output pin level is not read but the data of the port latch is read. This allows a previously-output value to be read correctly even if the output LOW voltage has risen, for example, because a light emitting diode was directly driven. The input pins are float, so the values of the pins can be read. When data is written into the input pin, it is written only into the port latch, while the pin remains in the floating state.






Fig. 1. I/O Pin Block Diagram (1)




Fig. 2. I/O Pin Block Diagram (2)

# FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37224M3-XXXSP uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST, SLW instruction cannot be used.

The MUL, DIV, WIT and STP instructions can be used.

# **CPU Mode Register**

The CPU mode register contains the stack page selection bit. The CPU mode register is allocated at address 00FB16.




Fig. 3. CPU Mode Register

#### **MEMORY**

# Special Function Register (SFR) Area

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

#### **RAM**

RAM is used for data storage and for stack area of subroutine calls and interrupts.

#### **ROM**

ROM is used for storing user programs as well as the interrupt vector area

# **RAM for Display**

RAM for display is used for specifying the character codes and colors to display.

#### **ROM for Display**

ROM for display is used for storing character data.

#### **Interrupt Vector Area**

The interrupt vector area contains reset and interrupt vectors.

#### **Zero Page**

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

# **Special Page**

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

# **ROM Correction Memory (RAM)**

This is used as the program area for ROM correction.




Fig. 4. Memory Map



| ■SFR Are                 | ea (addresses C0 <sub>16</sub> f  | to DF <sub>16</sub> )  |
|--------------------------|-----------------------------------|--|
|                          |                                   | <bit allocation=""> <state after="" immediately="" reset=""></state></bit> |
|                          |                                   | Function bit   |
|                          |                                   | Name : "1" immediately after reset   |
|                          |                                   | : No function bit ? : Undefined immediately                                |
|                          |                                   | O : Fix this bit to "0" after reset (do not write "1")                     |
|                          |                                   | 1 : Fix this bit to "1" (do not write "0")                                 |
| Address                  | Register                          | Bit allocation State immediately after reset by by by                      |
| C0 <sub>16</sub> Port P0 | (P0)                              | ?  |
|                          | direction register (D0)           | 0016   |
| C2 <sub>16</sub> Port P1 |                                   | ?  |
|                          | direction register (D1)           | 0016   |
| C4 <sub>16</sub> Port P2 |                                   | ?  |
|                          | direction register (D2)           | 0016   |
| C616 Port P3             | (P3)                              | 0 0 0 ? ? ? ?  |
|                          | direction register (D3)           | 0016   |
| C <b>8</b> 16            |                                   | ?  |
| C9 <sub>16</sub>         |                                   | ?  |
| CA <sub>16</sub> Port P5 | (P5)                              | 0 0 ? ? ? ? ?  |
|                          | direction register (D5)           | 0016   |
| CC16                     |                                   | ?  |
|                          | utput mode control register (P3S) | DA2S DA1S P31S P30S 0016   |
| CE <sub>16</sub> DA-H re | egister (DA-H)                    | ?  |
| CF <sub>16</sub> DA-L re | = : :                             | 0 0 ? ? ? ? ?  |
| O016 PWM0                | register (PWM0)                   | ?  |
|                          | register (PWM1)                   | ?  |
|                          | register (PWM2)                   | ?  |
|                          | register (PWM3)                   | ?  |
|                          | register (PWM4)                   | ?  |
| D5 <sub>16</sub> PWM or  | utput control register 1 (PW)     | PW7 PW6 PW5 PW4 PW3 PW2 PW1 PW0 0016                                       |
|                          | utput control register 2 (PN)     | PN4 PN3 PN2 0016   |
| <b>D7</b> 16             |                                   | ?  |
| D816                     |                                   | ?  |
| D9 <sub>16</sub>         |                                   | ?  |
| DA16                     |                                   | ?  |
| DB16                     |                                   | ?  |
|                          | O mode register (SM)              | SM6 SM5 0 SM3 SM2 SM1 SM0 0016   |
|                          | O regsiter (SIO)                  | ?  |
|                          | nversion register (DA1)           | DA17 0 DA15 DA14 DA13 DA12 DA11 DA10 ?                                     |
| JF <sub>16</sub> DA2 co  | nversion register (DA2)           | DA27 0 DA25 DA24 DA23 DA22 DA21 DA20 ?                                     |

Fig. 5. Memory Map of SFR (special function register) (1)



|   | <bit allocation=""> <state at<="" immediately="" th=""><th>fter reset&gt;</th></state></bit> | fter reset>          |
|---|--|----------------------|
|   | Function bit    0 : "0" immediately     1 : "1" immediately                                  | after reset          |
|   | : No function bit ? : Undefined imm  | ediately             |
|   | 0 : Fix this bit to "0" (do not write "1")   | calatory             |
|   | 1 : Fix this bit to "1" (do not write "0")   |                      |
| Address Register  | Bit allocation State immediate b7 b0 b7  | ly after reset<br>b0 |
| E0 <sub>16</sub> Horizontal register (HR)               | HR5 HR4 HR3 HR2 HR1 HR0 0016   | 6                    |
| E1 <sub>16</sub> Vertical register 1 (CV1)              | CV16 CV15 CV14 CV13 CV12 CV11 CV10 0 ? ? ?   | ? ? ? ?              |
| E2 <sub>16</sub> Vertical register 1 (CV1)              | CV26 CV25 CV24 CV23 CV22 CV21 CV20 0 ? ? ?   | ? ? ? ?              |
| E3 <sub>16</sub>  | ?  |                      |
| E4 <sub>16</sub> Character size register (CS)           | CS21 CS20 CS11 CS10 0 0 0 0  | ? ? ? ?              |
| E5 <sub>16</sub> Border selection register (MD)         | MD20 MD10 0 0 0 0  | 0 ? 0 ?              |
| E6 <sub>16</sub> Color register 0 (CO0)                 | C005 C003 C002 C001 0 0016   | 6                    |
| E7 <sub>16</sub> Color register 1 (CO1)                 | CO15 CO13 CO12 CO11 0 0016   | <del></del>          |
| E8 <sub>16</sub> Color register 2 (CO2)                 | CO25 CO23 CO22 CO21 0 0016   | ô                    |
| E9 <sub>16</sub> Color register 3 (CO3)                 | CO35 CO33 CO32 CO31 0 0016   | <del></del>          |
| EA <sub>16</sub> CRT control register (CO)              | CC2 CC1 CC0 0016   | <br>6                |
| EB <sub>16</sub>  | ?  |                      |
| EC16 CRT port control register (CRTP)                   | OP7 OP6 OP5 OUT R/G/B VSYC HSYC 0016   | <br>6                |
| ED <sub>16</sub> CRT clock selection register (CK)      | 0 0 0 0 0 0 CK1 CK0 0016   | <del></del>          |
| EE <sub>16</sub> A-D control register 1 (AD1)           |  | 0 0 0 0              |
| EF <sub>16</sub> A-D control register 2 (AD2)           | ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 0016   | <del></del> 6        |
| F0 <sub>16</sub> Timer 1 (TM1)                          | FF <sub>10</sub>   |                      |
| F1 <sub>16</sub> Timer 2 (TM2)                          | 0716   | <del></del>          |
| F2 <sub>16</sub> Timer 3 (TM3)                          | FF10   | 6                    |
| F3 <sub>16</sub> Timer 4 (TM4)                          | 0716   | <del></del>          |
| F4 <sub>16</sub> Timer 12 mode register (T12M)          | O T12M4 T12M3 T12M2 T12M1 T12M0 OO16   | <del></del>          |
| F5 <sub>16</sub> Timer 34 mode register (T34M)          | T34M5 T34M4 T34M3 T34M2 T34M1 T34M0 0016   |                      |
| F6 <sub>16</sub> PWM5 register (PWM5)                   | ?  |                      |
| F7 <sub>16</sub>  | ?  |                      |
| F8 <sub>16</sub>  | ?  |                      |
| F9 <sub>16</sub> Interrupt input polarity register (RE) | 0 RE5 RE4 RE3 0 0 0 0 0 0  | 0 0 0 ?              |
| FA <sub>16</sub> Test register (TEST)                   | 0016 0016  |                      |
| FB <sub>16</sub> CPU mode register (CPUM)               | 1 1 1 1 CM2 0 0 FC1  |                      |
| FC <sub>16</sub> Interrupt request register 1 (IREQ1)   | IT3R VSCRCRTRTM4RTM3RTM2RTM1R 0016   |                      |
| FD16 Interrupt request register 2 (IREQ2)               | 0 MSR S1R IT2R IT1R 0016   |                      |
| FE <sub>16</sub> Interrupt control register 1 (ICON1)   | IT3E VSCECRTETM4ETM3ETM2ETM1E 0016   |                      |
| FF <sub>16</sub> Interrupt control register 2 (ICON2)   | 0 0 0 MSE 0 S1E IT2E IT1E 0016   |                      |

Fig. 6. Memory Map of SFR (special function register) (2)




Fig. 7. Memory Map of 2 Page Register




Fig. 8. Internal State of Processor Status Register and Program Counter at Reset



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **INTERRUPTS**

Interrupts can be caused by 13 different sources consisting of 4 external, 7 internal, 1 software, and reset. Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted,

- (1) The contents of the program counter and processor status register are automatically stored into the stack.
- (2) The interrupt disable flag I is set to "1" and the corresponding interrupt request bit is set to "0."
- (3) The jump destination address stored in the vector address enters the program counter.

Other interrupts are disabled when the interrupt disable flag is set to "1."

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figures 10 to 14 show the interrupt-related registers.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1," interrupt request bit is "1," and the interrupt disable flag is "0." The interrupt request bit can be set to "0" by a program, but not set to "1." The interrupt enable bit can be set to "0" and "1" by a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 9 shows interrupt control.

### **Interrupt Causes**

(1) VSYNC and CRT interrupts

The VSYNC interrupt is an interrupt request synchronized with the vertical sync signal.

The CRT interrupt occurs after character block display to the CRT is completed.

(2) INT1, INT2, INT3 interrupts

With an external interrupt input, the system detects that the level of a pin changes from "L" to "H" or from "H" to "L," and generates an interrupt request. The input active edge can be selected by bits 3, 4 and 5 of the interrupt input polarity register (address 00F916): when this bit is "0," a change from "L" to "H" is detected; when it is "1," a change from "H" to "L" is detected. Note that all bits are cleared to "0" at reset.

- (3) Timer 1, 2, 3 and 4 interrupts

  An interrupt is generated by an overflow of timer 1, 2, 3 or 4.
- (4) Serial I/O interrupt

This is an interrupt request from the clock synchronous serial I/O function.

Table 1. Interrupt Vector Addresses and Priority

| Interrupt Source          | Priority | Vector Addresses | Remarks                           |
|---------------------------|----------|------------------|-----------------------------------|
| Reset                     | 1        | FFFF16, FFFE16   | Non-maskable                      |
| CRT interrupt             | 2        | FFFD16, FFFC16   |                                   |
| INT2 interrupt            | 3        | FFFB16, FFFA16   | Active edge selectable            |
| INT1 interrupt            | 4        | FFF916, FFF816   | Active edge selectable            |
| Timer 4 interrupt         | 5        | FFF516, FFF416   |                                   |
| f(XIN)/4096 interrupt     | 6        | FFF316, FFF216   |                                   |
| VSYNC interrupt           | 7        | FFF116, FFF016   | Active edge selectable            |
| Timer 3 interrupt         | 8        | FFEF16, FFEE16   |                                   |
| Timer 2 interrupt         | 9        | FFED16, FFEC16   |                                   |
| Timer 1 interrupt         | 10       | FFEB16, FFEA16   |                                   |
| Serial I/O interrupt      | 11       | FFE916, FFE816   |                                   |
| INT3 interrupt            | 12       | FFE516, FFE416   | Active edge selectable            |
| BRK instruction interrupt | 13       | FFDF16, FFDE16   | Non-maskable (software interrupt) |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (5) f(XIN)/4096 interrupt

This interrupt occurs regularly with a f(XIN)/4096 period. Set bit 0 of the PWM output control register 1 to "0."

#### (6) BRK instruction interrupt

This software interrupt has the least significant priority. It does not have a corresponding interrupt enable bit, and it is not affected by the interrupt disable flag I (non-maskable).




Fig. 9. Interrupt Control



| Interrupt Request Reg | SIGI | <u> </u>  |  |             |   |   |
|-----------------------|------|---|--|-------------|---|---|
| b7b6b5b4b3b2b1b0      | )    |   |  |             |   |   |
|                       | In   | terrupt request register 1                          | (IREQ1) [Address 00FC16]                                     |             |   |   |
|                       |      |   |  |             |   | _ |
|                       | В    | Name  | Functions  | After reset | R | W |
|                       | 0    | Timer 1 interrupt request bit (TM1R)                | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                       | 1    | Timer 2 interrupt request bit (TM2R)                | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                       | 2    | Timer 3 interrupt request bit (TM3R)                | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                       | 3    | Timer 4 interrupt request bit (TM4R)                | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                       | 4    | CRT interrupt request bit (CRTR)                    | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                       | 5    | VSYNC interrupt request bit (VSCR)                  | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                       | 6    | Nothing is assigned. Th<br>When this bit is read ou | is bit is a write disable bit.<br>t, the value is "0."       | 0           | R |   |
| [                     | 7    | INT3 interrupt request bit (IT3R)                   | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |

Fig. 10. Interrupt Request Register 1




Fig. 11. Interrupt Request Register 2



| interrupt Co | ntrol Regist  | er 1 | _  |   |             |     |
|--------------|---------------|------|--|---|-------------|-----|
| b7b6 b5b     | 4 b3 b2 b1 b0 | ln   | terrupt control register 1 (I                          | CON1) [Address 00FE                             | 16]         |     |
|              |               | В    | Name   | Functions                                       | After reset | RW  |
|              |               | 0    | Timer 1 interrupt enable bit (TM1E)                    | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | RW  |
|              |               | 1    | Timer 2 interrupt enable bit (TM2E)                    | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | R W |
|              |               | 2    | Timer 3 interrupt enable bit (TM3E)                    | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | R W |
|              |               | 3    | Timer 4 interrupt enable bit (TM4E)                    | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | RW  |
|              |               | 4    | CRT interrupt enable bit (CRTE)                        | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | RW  |
|              |               | 5    | VSYNC interrupt enable bit (VSCE)                      | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | R W |
|              |               | 6    | Nothing is assigned. This bit. When this bit is read o |   | 0           | R   |
|              |               | 7    | INT3 interrupt enable bit (IN3E)                       | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | RW  |

Fig. 12. Interrupt Control Register 1




Fig. 13. Interrupt Control Register 2






Fig. 14. Interrupt Input Polarity Register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **TIMERS**

The M37224M3-XXXSP has 4 timers: timer 1, timer 2, timer 3, and timer 4. All timers are 8-bit timer with the 8-bit timer latch. The timer block diagram is shown in Figure 17.

All of the timers count down and their divide ratio is 1/(n+1), where n is the value of timer latch. By writing a count value to the corresponding timer latch (addresses 00F016 to 00F316), the value is also set to a timer, simultaneously.

The count value is decremented by 1. The timer interrupt request bit is set to "1" by a timer overflow at the next count pulse, after the count value reaches "0016".

# (1) Timer 1

Timer 1 can select one of the following count sources:

- f(XIN)/16
- f(XIN)/4096

The count source of timer 1 is selected by setting bit 0 of the timer 12 mode register (address 00F416).

Timer 1 interrupt request occurs at timer 1 overflow.

# (2) Timer 2

Timer 2 can select one of the following count sources:

- f(XIN)/16
- Timer 1 overflow signal
- External clock from the TIM2 pin

The count source of timer 2 is selected by setting bits 1 and 4 of timer 12 mode register (address 00F416). When timer 1 overflow signal is a count source for timer 2, timer 1 functions as an 8-bit prescaler.

Timer 2 interrupt request occurs at timer 2 overflow.

# (3) Timer 3

Timer 3 can select one of the following count sources:

- f(XIN)/16
- External clock from the HSYNC pin
- External clock from the TIM3 pin

The count source of timer 3 is selected by setting bits 0 and 5 of timer 34 mode register (address 00F516)

Timer 3 interrupt request occurs at timer 3 overflow.

#### (4) Timer 4

Timer 4 can select one of the following count sources:

- f(XIN)/16
- f(XIN)/2
- Timer 3 overflow signal

The count source of timer 3 is selected by setting bits 1 and 4 of timer 34 mode register (address 00F516). When timer 3 overflow signal is a count source for timer 4, timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. The f(XIN)/16 is selected as the timer 3 count source. The internal reset is released by timer 4 overflow in this state and the internal clock is connected.

At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. However, the f(XIN)/16 is not selected as the timer 3 count source. So set bit 0 of timer 34 mode register (address 00F516) to "0" before execution of the STP instruction (f(XIN)/16 is selected as the timer 3 count source). The internal STP state is released by timer 4 overflow in this state and the internal clock is connected.

As a result of the above procedure, the program can start under a stable clock.

Timer-related registers are shown in Figures 15 and 16.



| b7 b6 b5 b4 b3 l | 02b1b0 | Tir    | mer 12 mode register (T                             | 12M) [Address 00F416]                                   |                  |   |      |
|------------------|--------|--------|---|---|------------------|---|------|
|                  |        | _      | Nama  | Functions   | A #1 1           | _ | ,,,, |
|                  |        | 0<br>0 | Name Timer 1 count source selection bit (T12M0)     | Functions 0: f(XIN)/16 1: f(XIN)/4096                   | After reset<br>0 | R | _    |
|                  |        | 1      | Timer 2 count source selection bit (T12M1)          | 0: Internal clock<br>1: External clock from<br>TIM2 pin | 0                | R | W    |
|                  | -      | 2      | Timer 1 count stop bit (T12M2)                      | 0: Count start<br>1: Count stop                         | 0                | R | W    |
|                  |        | 3      | Timer 2 count stop<br>bit (T12M3)                   | 0: Count start<br>1: Count stop                         | 0                | R | W    |
|                  |        | 4      | Timer 2 internal count source selection bit (T12M4) | 0: f(XIN)/16<br>1: Timer 1 overflow                     | 0                | R | W    |
|                  |        | 5      | Fix this bit to "0."                                |   | 0                | R | w    |
|                  |        | 6,7    |   | ese bits are write disable e read out, the values are   | 0                | R | _    |

Fig. 15. Timer 12 Mode Register




Fig. 16. Timer 34 Mode Register






Fig. 17. Timer Block Diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **SERIAL I/O**

The M37224M3-XXXSP has a built-in serial I/O which can either transmit or receive 8-bit data serially in the clock synchronous mode. The serial I/O block diagram is shown in Figure 18. The synchronous clock I/O pin (Sclk), and data I/O pins (Sout, Sin) also function as port P2.

Bit 2 of the serial I/O mode register (address 00DC16) selects whether the synchronous clock is supplied internally or externally (from the P20/SCLK pin). When an internal clock is selected, bits 1 and 0 select whether f(XIN) is divided by 4, 16, 32, or 64. Bit 3 selects whether port P2 is used for serial I/O or not. To use the P22/SIN pin as the SIN pin, set the bit 2 of the port P2 direction register (address 00C516) to "0."

The operation of the serial I/O is described below. The operation differs depending on the clock source; external clock or internal clock.




Fig. 18. Serial I/O Block Diagram

Internal clock: The serial I/O counter is set to "7" during the write cycle into the serial I/O register (address 00DD16), and the transfer clock goes "H" forcibly. At each falling edge of the transfer clock after the write cycle, serial data is output from the Sout pin. Transfer direction can be selected by bit 5 of the serial I/O mode register. At each rising edge of the transfer clock, data is input from the SIN pin and data in the serial I/O register is shifted 1 bit.

After the transfer clock has counted 8 times, the serial I/O counter becomes "0" and the transfer clock stops at HIGH. At this time the interrupt request bit is set to "1."

External clock: When an external clock is selected as the clock source, the interrupt request is set to "1" after the transfer clock has been counted 8 counts. However, transfer operation does not stop, so the clock should be controlled externally. Use the external clock of 1MHz or less with a duty cycle of 50%.

The serial I/O timing is shown in Figure 19. When using an external clock for transfer, the external clock must be held at HIGH for initializing the serial I/O counter. When switching between an internal clock and an external clock, do not switch during transfer. Also, be sure to initialize the serial I/O counter after switching.

- **Notes 1:** On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit managing instructions, such as SEB and CLB.
  - 2: When an external clock is used as the synchronous clock, write transmit data to the serial I/O register when the transfer clock input level is HIGH.




Fig. 19. Serial I/O Timing (for LSB first)



| Serial I/O Mode Regist |      |  |   |             |   |   |
|------------------------|------|--|---|-------------|---|---|
| b7b6 b5b4b3 b2b1b0     | 1    |  |   |             |   |   |
|                        | j S  | erial I/O mode register (                                  | SM) [Address 00DC16]  |             |   |   |
|                        | В    | Name   | Functions   | After reset | R | W |
|                        | 0, 1 | Internal synchronous<br>clock selection bits<br>(SM0, SM1) | b1 b0<br>0 0: f(XIN)/4<br>0 1: f(XIN)/16<br>1 0: f(XIN)/32    | 0           | R | W |
|                        | 2    | Synchronous clock selection bit (SM2)                      | 1 1: f(XIN)/64  0: External clock 1: Internal clock           | 0           | R | W |
|                        | 3    | Serial I/O port<br>selection bit (SM3)                     | 0: P20, P21 functions<br>as port<br>1: SCLK, SOUT             | 0           | R | W |
|                        | 4    | Fix this bit to "0."                                       |   | 0           | R | W |
|                        | 5    | Transfer direction selection bit (SM5)                     | 0: LSB first<br>1: MSB first                                  | 0           | R | W |
|                        | 6    | Serial input pin selection bit (SM6)                       | 0: Input signal from SIN pin<br>1: Input signal from SOUT pin | 0           | R | W |
|                        | 7    | Nothing is assigned. The When this bit is read or          | his bit is a write disable bit.<br>ut, the value is "0."      | 0           | R |   |

Fig. 20. Serial I/O Mode Register

# Serial I/O Common Transmission/Reception Mode

By writing "1" to bit 6 of the serial I/O mode register, signals SIN and SOUT are switched internally to be able to transmit or receive the serial data.

Figure 21 shows signals on serial I/O common transmission/reception mode.

**Note:** When receiving the serial data after writing "FF16" to the serial I/O register.




Fig. 21. Signals on Serial I/O Common Transmission/Reception Mode



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **PWM OUTPUT FUNCTION**

The M37224M3-XXXSP is equipped with a 14-bit PWM (DA) and six 8-bit PWMs (PWM0–PWM5). DA has a 14-bit resolution with the minimum resolution bit width of 0.25  $\mu$ s and a repeat period of 4096  $\mu$ s (for f(XIN) = 8 MHz). PWM0–PWM5 have the same circuit structure and an 8-bit resolution with minimum resolution bit width of 4  $\mu$ s and repeat period of 1024  $\mu$ s (for f(XIN) = 8 MHz).

Figure 22 shows the PWM block diagram. The PWM timing generating circuit applies individual control signals to PWM0–PWM5 using f(XIN) divided by 2 as a reference signal.

# (1) Data Setting

When outputting DA, first set the high-order 8 bits to the DA-H register (address 00CE16), then the low-order 6 bits to the DA-L register (address 00CF16). When outputting PWM0–PWM5, set 8-bit output data to the PWMi register (i means 0 to 5; addresses 00D016 to 00D416, 00F616).

#### (2) Transmitting Data from Register to PWM circuit

Data transfer from the 8-bit PWM register to the 8-bit PWM circuit is executed at writing data to the register.

The signal output from the 8-bit PWM output pin corresponds to the contents of this register.

Also, data transfer from the DA register (addresses 00CE16 and 00CF16) to the 14-bit PWM circuit is executed at writing data to the DA-L register (address 00CF16). Reading from the DA-H register (address 00CE16) means reading this transferred data. Accordingly, it is possible to confirm the data being output from the D-A output pin by reading the DA register.

#### (3) Operating of 8-bit PWM

The following explains PWM operation.

First, set the bit 0 of PWM output control register 1 (address 00D516) to "0" (at reset, this bit 0 already set to "0" automatically), so that the PWM count source is supplied.

PWM0–PWM5 are also used as pins P00–P05 respectively. For PWM0–PWM5, set the corresponding bits of the port P0 direction register to "1" (output mode). And select each output polarity by bit 3 of PWM output control register 2(address 00D616). Then, set bits 2 to 7 of PWM output control register 1 to "1" (PWM output).

The PWM waveform is output from the PWM output pins by setting these registers.

Figure 23 shows the 8-bit PWM timing. One cycle (T) is composed of 256 (28) segments. The 8 kinds of pulses, relative to the weight of each bit (bits 0 to 7), are output inside the circuit during 1 cycle. Refer to Figure 23 (a). The 8-bit PWM outputs waveform performed a OR operation of pulses corresponding to the contents of bits 0 to 7 of the 8-bit PWM register. Several examples are shown in Figure 23 (b). 256 kinds of output (HIGH area: 0/256 to 255/256) are selected by changing the contents of the PWM register. A length of entirely HIGH cannot be output, i.e. 256/256.

#### (4) Operating of 14-bit PWM

As with 8-bit PWM, set the bit 0 of the PWM output control register 1 (address 00D516) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied. Next, select the output polarity by bit 2 of PWM output control register 2 (address 00D616). Then, the 14-bit PWM outputs from the D-A output pin by setting bit 1 of PWM output control register 1 to "0" (at reset, this bit already set to "0" automatically) to select the DA output.

The output example of the 14-bit PWM is shown in Figure 24.

The 14-bit PWM divides the data of the DA latch into the low-order 6 bits and the high-order 8 bits.

The fundamental waveform is determined with the high-order 8-bit data "DH." A "H" level area with a length  $\tau$  X DH("H" level area of fundamental waveform) is output every short area of "t" =  $256\tau$  =  $64~\mu s$  ( $\tau$  is the minimum resolution bit width of 0.25  $\mu s$ ). The "H" level area increase interval (tm) is determined with the low-order 6-bit data "DL." The "H" level are of smaller intervals "tm" shown in Table 6 is longer by  $\tau$  than that of other smaller intervals in PWM repeat period "T" = 64t. Thus, a rectangular waveform with the different "H" width is output from the D-A pin. Accordingly, the PWM output changes by  $\tau$  unit pulse width by changing the contents of the DA-H and DA-L registers. A length of entirely "H" output cannot be output, i. e. 256/  $^{256}$ 

### (5) Output after Reset

At reset the output of port P00–P05 is in the high-impedance state, and the contents of the PWM register and the PWM circuit are undefined. Note that after reset, the PWM output is undefined until setting the PWM register.



Table 2. Relation between Low-order 6-bit Data and High-level Area Increase Interval

| Low-order 6 Bits of Data | Area Longer by $\tau$ than That of Other tm (m = 0 to 63)        |
|--------------------------|--|
| 0 0 0 0 0 0 LSB          | Nothing  |
| 000001                   | m = 32   |
| 000010                   | m = 16, 48   |
| 000100                   | m = 8, 24, 40, 56  |
| 001000                   | m = 4, 12, 20, 28, 36, 44, 52, 60                                |
| 010000                   | m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62 |
| 100000                   | m = 1, 3, 5, 7, 57, 59, 61, 63                                   |




Fig. 22. PWM Block Diagram






Fig. 23. 8-bit PWM Timing






Fig. 24. 14-bit PWM Output Example (f(XIN) = 8 MHz)

| L7L0L5L4    |             |    | <u>er 1</u>                                   |                                 |             |   |   |
|-------------|-------------|----|---|---------------------------------|-------------|---|---|
| D7 D6 D5 D4 | b3 b2 b1 b0 | P۱ | WM output control registe                     | er 1 (PW) [Address 00D516]      |             |   |   |
|             |             | В  | Nama  | Functions                       | After reset | _ | w |
|             |             | 0  | Name DA, PWM count source selection bit (PW0) |                                 | 0           | _ | W |
|             |             | 1  | DA/PN4 output selection bit (PW1)             | 0 : DA output<br>1 : PN4 output | 0           | R | W |
|             |             | 2  | P00/PWM0 output<br>selection bit (PW2)        | 0: P0o output<br>1: PWM0 output | 0           | R | W |
|             |             | 3  | P01/PWM1 output selection bit (PW3)           | 0: P01 output<br>1: PWM1 output | 0           | R | W |
| -           |             | 4  | P02/PWM2 output selection bit (PW4)           | 0: P02 output<br>1: PWM2 output | 0           | R | W |
|             |             | 5  | P03/PWM3 output<br>selection bit (PW5)        | 0: P03 output<br>1: PWM3 output | 0           | R | W |
|             |             | 6  | P04/PWM4 output selection bit (PW6)           | 0: P04 output<br>1: PWM4 output | 0           | R | W |
|             |             | 7  | P05/PWM5 output selection bit (PW7)           | 0: P05 output<br>1: PWM5 output | 0           | R | W |

Fig. 25. PWM Output Control Register 1




Fig. 26. PWM Output Control Register 2



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
with ON-SCREEN DISPLAY CONTROLLER

#### **A-D COMPARATOR**

A-D comparator consists of 6-bit D-A converter and comparator. A-D comparator block diagram is shown in Figure 27.

The reference voltage "Vref" for D-A conversion is set by bits 0 to 5 of the A-D control register 2 (address 00EF16).

The comparison result of the analog input voltage and the reference voltage "Vref" is stored in bit 4 of the A-D control register 1 (address 00EE<sub>16</sub>).

For A-D comparison, set "0" to corresponding bits of the direction register to use ports as analog input pins. Write the data for select of analog input pins to bits 0 to 2 of the A-D control register 1 and write the digital value corresponding to Vref to be compared to the bits 0 to 5 of the A-D control register 2. The voltage comparison starts by writing to the A-D control register 2, and it is completed after 16 machine cycles (NOP instruction X 8).

Table 3. Relation between Contents of A-D Control Register 2 and Reference Voltage "Vref"

|       | A-D   | Reference |       |       |       |                |  |  |
|-------|-------|-----------|-------|-------|-------|----------------|--|--|
| Bit 5 | Bit 4 | Bit 3     | Bit 2 | Bit 1 | Bit 0 | Voltage "Vref" |  |  |
| 0     | 0     | 0         | 0     | 0     | 0     | 1/128 Vcc      |  |  |
| 0     | 0     | 0         | 0     | 0     | 1     | 3/128 Vcc      |  |  |
| 0     | 0     | 0         | 0     | 1     | 0     | 5/128 Vcc      |  |  |
| :     | :     | :         | :     | :     | :     | :              |  |  |
| 1     | 1     | 1         | 1     | 0     | 1     | 123/128 Vcc    |  |  |
| 1     | 1     | 1         | 1     | 1     | 0     | 125/128 Vcc    |  |  |
| 1     | 1     | 1         | 1     | 1     | 1     | 127/128 Vcc    |  |  |




Fig. 27. A-D Comparator Block Diagram




Fig. 28. A-D Control Register 1




Fig. 29. A-D Control Register 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
with ON-SCREEN DISPLAY CONTROLLER

# **D-A CONVERTER**

The M37224M3-XXXSP has 2 D-A converters with 6-bit resolution. D-A converter block diagram is shown in Figure 30.

D-A conversion is performed by setting the value in the DA conversion register. The result of D-A conversion is output from the DA pin by setting "1" to the DA output enable bit of the port P3 output mode control register (bits 2 and 3 at address 00CD16).

The output analog voltage V is determined with the value n (n: decimal number) in the DA conversion register.

$$V = VCC X \frac{n}{128} (n = 0 \text{ to } 127)$$

The DA output does not build in a buffer, so connect an external buffer when driving a low-impedance load.

Table 4. Relation between Contents of D-A Conversion Register and Output Voltage

|       | Output |       |       |       |       |       |             |  |  |
|-------|--------|-------|-------|-------|-------|-------|-------------|--|--|
| Bit 7 | Bit 5  | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Voltage "V" |  |  |
| 0     | 0      | 0     | 0     | 0     | 0     | 0     | 0/128 Vcc   |  |  |
| 1     | 0      | 0     | 0     | 0     | 0     | 0     | 1/128 Vcc   |  |  |
| 0     | 0      | 0     | 0     | 0     | 0     | 1     | 2/128 Vcc   |  |  |
| :     | :      | :     | :     | :     | :     | :     | :           |  |  |
| 1     | 1      | 1     | 1     | 1     | 1     | 0     | 125/128 Vcc |  |  |
| 0     | 1      | 1     | 1     | 1     | 1     | 1     | 126/128 Vcc |  |  |
| 1     | 1      | 1     | 1     | 1     | 1     | 1     | 127/128 Vcc |  |  |




Fig. 30. D-A Converter Block Diagram




Fig. 31. DAi Conversion Register




Fig. 32. Port P3 Output Mode Control Register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **CRT DISPLAY FUNCTIONS**

# (1) Outline of CRT Display Functions

Table 5 outlines the CRT display functions of the M37224M3-XXXSP. The M37224M3-XXXSP incorporates a CRT display circuit of 20 characters X 2 lines. CRT display is controlled by the CRT control register. Up to 128 kinds of characters can be displayed. The colors can be specified for each character and up to 4 kinds of colors can be displayed on one screen. A combination of up to 7 colors can be obtained by using each output signal (R, G, and B).

Characters are displayed in a 12 X 16 dots configuration to obtain smooth character patterns (refer to Figure 33).

The following shows the procedure how to display characters on the CRT screen.

- ① Write the display character code in the display RAM.
- 2 Specify the display color by using the color register.
- ③ Write the color register in which the display color is set in the display RAM.
- 4 Specify the vertical position by using the vertical position register.
- ⑤ Specify the character size by using the character size register.
- © Specify the horizontal position by using the horizontal position register.
- Write the display enable bit to the designated block display flag of the CRT control register. When this is done, the CRT display starts according to the input of the VSYNC signal.

The CRT display circuit has an extended display mode. This mode allows multiple lines (3 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software. Figure 34 shows the CRT display control register. Figure 35 shows the block diagram of the CRT display circuit.

Table 5. Outline of CRT Display Functions

| Parameter                    |                 | Functions                          |  |  |  |  |
|------------------------------|-----------------|------------------------------------|--|--|--|--|
| Number of display characters |                 | 20 characters X 2 lines            |  |  |  |  |
| Dot structure                |                 | 12 X 16 dots (refer to Figure 33)  |  |  |  |  |
| Kinds of characters          |                 | 128 kinds                          |  |  |  |  |
| Kinds of character sizes     |                 | 3 kinds                            |  |  |  |  |
| Color                        | Kinds of colors | 1 screen: 4 kinds, maximum 7 kinds |  |  |  |  |
|                              | Coloring unit   | A character                        |  |  |  |  |
| Display expansion            |                 | Possible (multiline display)       |  |  |  |  |
| Raster coloring              |                 | Possible (maximum 7 kinds)         |  |  |  |  |






Fig. 33. CRT Display Character Configuration




Fig. 34. CRT Control Register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




Fig. 35. Block Diagram of CRT Display Circuit



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (2) Display Position

The display positions of characters are specified in units called a "block." There are 2 blocks, block 1 and block 2. Up to 20 characters can be displayed in each block (refer to (4) Memory for Display). The display position of each block can be set in both horizontal and vertical directions by software.

The display position in the horizontal direction can be selected for all blocks in common from 64-step display positions in units of 4Tc (Tc = oscillating cycle for display).

The display position in the vertical direction for each block can be selected from 128-step display positions in units of 4 scanning lines.

Block 2 is displayed after the display of block 1 is completed (refer to Figure 36 (a)). Accordingly, if the display of block 2 starts during the display of block 1, only block 1 is displayed. Similarly, when multiline display, block 1 is displayed after the display of block 2 is completed (refer to Figure 36 (b)).

The vertical position can be specified from 128-step positions (4 scanning lines per a step) for each block by setting values "0016" to "7F16" to bits 0 to 6 in the vertical position register (addresses 00E116 and 00E216). Figure 38 shows the structure of the vertical position register.




Fig. 36. Display Position

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

The display position in the vertical direction is determined by counting the horizontal sync signal (HSYNC). At this time when VSYNC and HSYNC are positive polarity (negative polarity), it starts to count the rising edge (falling edge) of HSYNC signal from after about 1 machine cycle of rising edge (falling edge) of VSYNC signal. So interval from rising edge (falling edge) of VSYNC signal to rising edge (falling edge) of HSYNC signal needs enough time (2 machine cycles or more) for avoiding jitter. The polarity of HSYNC and VSYNC signals can select with the CRT port control register (address 00EC16).




Fig. 37. Supplement Explanation for Display Position




Fig. 38. Vertical Position Register i



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

The horizontal position is common to all blocks, and can be set in 64 steps (where 1 step is 4Tc, Tc being the display oscillation period) as values "0016" to "3F16" in bits 0 to 5 of the horizontal position register (address 00E016). The structure of the horizontal position register is shown in Figure 39.




Fig. 39. Horizontal Position Register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (3) Character Size

The size of characters to be displayed can be from 3 sizes for each block. Use the character size register (address 00E416) to set a character size. The character size of block 1 can be specified by using bits 0 and 1 of the character size register; the character size of block 2 can be specified by using bits 2 and 3. Figure 40 shows the character size register.

The character size can be selected from 3 sizes: minimum size, medium size and large size. Each character size is determined by the number of scanning lines in the height (vertical) direction and the oscillating cycle for display (Tc) in the width (horizontal) direction. The minimum size consists of [1 scanning line] X [1Tc]; the medium size consists of [2 scanning lines] X [2Tc]; and the large size consists of [3 scanning lines] X [3Tc]. Table 6 shows the relation between the set values in the character size register and the character sizes.




Fig. 41. Display Start Position of each Character Size (horizontal direction)




Fig. 40. Character Size Register

Table 6. Relation between Set Values in Character Size Register and Character Sizes

| Set Values of Character Size Register |      | Character             | Width (horizontal) Direction      | Height (vertical) Direction |  |  |
|---------------------------------------|------|-----------------------|-----------------------------------|-----------------------------|--|--|
| CSn1                                  | CSn0 | Size                  | Tc: oscillating cycle for display | Scanning Lines              |  |  |
| 0                                     | 0    | Minimum               | 1Tc                               | 1                           |  |  |
| 0                                     | 1    | Medium                | 2Tc                               | 2                           |  |  |
| 1                                     | 0    | Large                 | Large 3Tc                         |                             |  |  |
| 1                                     | 1    | This is not available |                                   |                             |  |  |

**Note:** The display start position in the horizontal direction is not affected by the character size. In other words, the horizontal display start position is common to all blocks even when the character size varies with each block (refer to Figure 41).



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (4) Memory for Display

There are 2 types of display memory: CRT display ROM (addresses 1000016 to 10FFF16) used to store character dot data (masked) and CRT display RAM (addresses 060016 to 06B316) used to specify the colors of characters to be displayed. The following describes each type of display memory.

#### ① ROM for display (addresses 1000016 to 10FFF16)

The CRT display ROM contains dot pattern data for characters to be displayed. For characters stored in this ROM to be actually displayed, it is necessary to specify them by writing the character code inherent to each character (code determined based on the addresses in the CRT display ROM) into the CRT display RAM. The character code list is shown in Table 7.

The CRT display ROM has a capacity of 4 K bytes. Since 32 bytes are required for 1 character data, the ROM can stores up to 128 kinds of characters.

The CRT display ROM space is broadly divided into 2 areas. The [vertical 16 dots] X [horizontal (left side) 8 dots] data of display characters are stored in addresses 1000016 to 107FF16; the [vertical 16 dots] X [horizontal (right side) 4 dots] data of display characters are stored in addresses 1080016 to 10FFF16 (refer to Figure 42). Note however that the high-order 4 bits in the data to be written to addresses 1080016 to 10FFF16 must be set to "1" (by writing data "FX16").




Fig. 42. Display Character Stored Data

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

Table 7. Character Code List (partially abbreviated)

| Character code | Character data      | storage address     |  |  |
|----------------|---------------------|---------------------|--|--|
| Character code | Left 8 dots lines   | Right 4 dots lines  |  |  |
|                | 1000016             | 1080016             |  |  |
| 0016           | to                  | to                  |  |  |
|                | 1000F16             | 1080F <sub>16</sub> |  |  |
|                | 1001016             | 1081016             |  |  |
| 0116           | to                  | to                  |  |  |
|                | 1001F <sub>16</sub> | 1081F <sub>16</sub> |  |  |
|                | 1002016             | 1082016             |  |  |
| 0216           | to                  | to                  |  |  |
|                | 1002F <sub>16</sub> | 1082F <sub>16</sub> |  |  |
|                | 1003016             | 1083016             |  |  |
| 0316           | to                  | to                  |  |  |
|                | 1003F <sub>16</sub> | 1083F <sub>16</sub> |  |  |
| :              | :                   | :                   |  |  |
|                | 107E016             | 10FE016             |  |  |
| 7E16           | to                  | to                  |  |  |
|                | 107EF <sub>16</sub> | 10FEF <sub>16</sub> |  |  |
|                | 107F0 <sub>16</sub> | 10FF016             |  |  |
| 7F16           | to                  | to                  |  |  |
|                | 107FF <sub>16</sub> | 10FFF16             |  |  |

#### 2 RAM for display (addresses 060016 to 06B316)

The CRT display RAM is allocated at addresses 060016 to 06B316, and is divided into a display character code specification part and display color specification part for each block. Table 8 shows the contents of the CRT display RAM.

For example, to display 1 character position (the left edge) in block 1, write the character code in address 060016 and write the color register No. to the low-order 2 bits (bits 0 and 1) in address 068016. The color register No. to be written here is one of the 4 color registers in which the color to be displayed is set in advance. For details on color registers, refer to (5) Color Registers. The structure of the CRT display RAM is shown in Figure 43.

Table 8. Contents of CRT Display RAM

| Block   | Display Position (from left) | Character Code Specification | Color Specification |
|---------|------------------------------|------------------------------|---------------------|
|         | 1st character                | 060016                       | 068016              |
|         | 2nd character                | 060116                       | 068116              |
|         | 3rd character                | 060216                       | 068216              |
| Block 1 | :                            | :                            | :                   |
|         | 18th character               | 061116                       | 069116              |
|         | 19th character               | 061216                       | 069216              |
|         | 20th character               | 061316                       | 069316              |
|         |                              | 061416                       | 069416              |
|         | Not used                     | to                           | to                  |
|         |                              | 061F <sub>16</sub>           | 069F <sub>16</sub>  |
|         | 1st character                | 062016                       | 06A016              |
|         | 2nd character                | 062116                       | 06A116              |
|         | 3rd character                | 062216                       | 06A216              |
| Block 2 | ;                            | :                            | :                   |
|         | 18th character               | 063116                       | 06B116              |
|         | 19th character               | 063216                       | 06B216              |
|         | 20th character               | 063316                       | 06B316              |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




Fig. 43. Structure of CRT Display RAM

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (5) Color Registers

The color of a displayed character can be specified by setting the color to one of the 4 registers (CO0 to CO3: addresses 00E616 to 00E916) and then specifying that color register with the CRT display RAM. There are 3 color outputs; R, G and B. By using a combination of these outputs, it is possible to set  $2^3$ –1 (when no output) = 7 colors. However, since only 4 color registers are available, up to 4 colors can be disabled at one time.

R, G and B outputs are set by using bits 1 to 3 in the color register. Bit 5 is used to specify whether a character output or blank output. Figure 44 shows the color register.




Fig. 44. Color Registers

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (6) Character Border Function

An border of 1 clock (1 dot) equivalent size can be added to a character to be displayed in both horizontal and vertical directions. The border is output from the OUT pin. In this case, set bit 5 of a color register to "0" (character is output).

Border can be specified in units of block by using the border selection register (address 00E516). Figure 45 shows the border selection register. Table 9 shows the relationship between the values set in the border selection register and the character border function.




Fig. 46. Example of Border




Fig. 45. Border Selection Register

Table 9. Relationship between Set Value in Border Selection Register and Character Border Function

| Border Selection Register<br>MDn0 | Functions                  | Example of Output            |
|-----------------------------------|----------------------------|------------------------------|
| 0                                 | Ordinary                   | R, G, B outputOUT output     |
| 1                                 | Border including character | R, G, B output<br>OUT output |



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

# (7) Multiline Display

The M37224M3-XXXSP can ordinarily display 2 lines on the CRT screen by displaying 2 blocks at different vertical positions. In addition, it can display up to 16 lines by using CRT interrupts.

A CRT interrupt request occurs at the point at which display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block.

**Note:** A CRT interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to off display with the display control bit of the CRT control register (address 00EA16), a CRT interrupt request does not occur (refer to Figure 47).




Fig. 47. Timing of CRT Interrupt Request



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (8) CRT Output Pin Control

The CRT output pins R, G, B, and OUT can also function as ports P52, P53, P54 and P55. Set the corresponding bit of the port P5 direction register (address 00CB16) to "0" to specify these pins as CRT output pins, or set it to "1" to specify it as an general-purpose port P5 pins.

The input polarity of signals HSYNC and VSYNC and output polarity of signals R, G, B, and OUT can be specified with the bits of the CRT port control register (address 00EC16) . Set a bit to "0" to specify positive polarity; set it to "1" to specify negative polarity. The structure of the CRT port control register is shown in Figure 48.




Fig. 48. CRT Port Control Register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (9) Raster Coloring Function

An entire screen (raster) can be colored by setting the bits 5 to 7 of the CRT port control register. Since each of the R, G, and B pins can be switched to raster coloring output, 7 raster colors can be obtained. If the R, G, and B pins have been set to MUTE signal output, a raster coloring signal is output in the part except a no-raster colored character (in Figure 49, a character "O") during 1 horizontal scanning period. This ensures that character colors do not mix with the raster color. In this case, MUTE signal is output from the OUT1 pin. An example in which a magenta character "I" and a red character "O" are displayed with blue raster coloring is shown in Figure 49.




Fig. 49. Example of Raster Coloring

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### (10) Clock for Display

As a clock for display to be used for CRT display, it is possible to select one of the following 4 types.

- Main clock supplied from the XIN pin
- Main clock supplied from the XIN pin divided by 1.5
- Clock from the LC or RC supplied from the pins OSC1 and OSC2.
- Clock from the ceramic resonator or quartz-crystal oscillator supplied from the pins OSC1 and OSC2.

This clock for display can be selected for each block by the CRT clock selection register (address 00ED16).

When selecting the main clock, set the oscillation frequency to  $8\ \mathrm{MHz}.$ 




Fig. 50. CRT Clock Selection Register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **ROM CORRECTION FUNCTION**

This can correct program data in ROM. Up to 2 addresses (2 blocks) can be corrected, a program for correction is stored in the ROM correction memory in RAM. The ROM memory for correction is 32 bytes X 2 blocks.

Block 1: addresses 02C016 to 02DF16 Block 2: addresses 02E016 to 02FF16

Set the address of the ROM data to be corrected into the ROM correction address register. When the value of the counter matches the ROM data address in the ROM correction address, the main program branches to the correction program stored in the ROM memory for correction. To return from the correction program to the main program, the op code and operand of the JMP instruction (total of 3 bytes) are necessary at the end of the correction program. When the blocks 1 and 2 are used in series, the above instruction is not needed at the end of the block 1.

The ROM correction function is controlled by the ROM correction enable register.

- Notes 1 : Specify the first address (op code address) of each instruction as the ROM correction address.
  - **2**: Use the JMP instruction (total of 3 bytes) to return from the main program to the correction program.
  - Do not set the same ROM correction address to the blocks 1 and 2.




Fig. 51. ROM Correction Address Registers




Fig. 52. ROM Correction Enable Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
with ON-SCREEN DISPLAY CONTROLLER

#### **RESET CIRCUIT**

When the oscillation of a quartz-crystal oscillator or a ceramic resonator is stable and the power source voltage is 5 V  $\pm 10$  %, hold the RESET pin at LOW for 2  $\mu$ s or more, then return it to HIGH. Then, as shown in Figure 53, reset is released and the program starts from the address formed by using the content of address FFFF16 as the high-order address and the content of the address FFFE16 as the

low-order address. The internal state of microcomputer at reset are shown in Figures 5 to 8.

An example of the reset circuit is shown in Figure 53.

The reset input voltage must be kept  $0.6\ V$  or less until the power source voltage surpasses  $4.5\ V$ .




Fig. 53. Reset Sequence




Fig. 54. Example of Reset Circuit



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **CLOCK GENERATING CIRCUIT**

The built-in clock generating circuit is shown in Figure 57. When the STP instruction is executed, the internal clock  $\phi$  stops at HIGH. At the same time, timers 3 and 4 are connected by hardware and "FF16" is set in timer 3 and "0716" is set in the timer 4. Select f(XIN)/16 as the timer 3 count source (set bit 0 of the timer 34 mode register to "0" before the execution of the STP instruction). Moreover, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction). The oscillator restarts when external interrupt is accepted. However, the internal clock  $\phi$  keeps its HIGH until timer 4 overflows, allowing time for oscillation stabilization when a ceramic resonator or a quartz-crystal oscillator is used.

When the WIT instruction is executed, the internal clock  $\phi$  stops in the HIGH but the oscillator continues running. This wait state is released when an interrupt is accepted (Note). Since the oscillator does not stop, the next instruction can be executed at once.

When returning from the stop or the wait state, to accept an interrupt, set the corresponding interrupt enable bit to "1" before executing the STP or the WIT instructions.

Note: In the wait mode, the following interrupts are invalid.

- (1) VSYNC interrupt
- (2) CRT interrupt
- (3) f(XIN)/4096 interrupt
- (4) Timer 1 interrupt using f(XIN)/4096 as count source
- (5) Timer 2 interrupt using P24/TIM2 pin input as count source
- (6) Timer 3 interrupt using P23/TIM3 pin input as count source
- (7) Timer 4 interrupt using f(XIN)/2 as count source
- (8) Multi-master I<sup>2</sup>C-BUS interface interrupt

A circuit example using a ceramic resonator (or a quartz-crystal oscillator) is shown in Figure 55. Use the circuit constants in accordance with the resonator manufacture's recommended values. A circuit example with external clock input is shown in Figure 56. Input the clock to the XIN pin, and open the XOUT pin.




Fig. 55. Ceramic Resonator Circuit Example




Fig. 56. External Clock Input Circuit Example




Fig. 57. Clock Generating Circuit Block Diagram



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **DISPLAY OSCILLATION CIRCUIT**

The CRT display clock oscillation circuit has a built-in clock oscillation circuits, so that a clock for CRT display can be obtained simply by connecting an LC, an RC, a ceramic resonator or a quartz-crystal oscillator circuit across the pins OSC 1 and OSC 2. Select the clock for display with bits 0 and 1 of the CRT clock selection register (address 00ED16).




Fig. 58. Display Oscillation Circuit

#### **AUTO-CLEAR CIRCUIT**

When a power source is supplied, the auto-clear function will operate by connecting the following circuit to the  $\overline{\text{RESET}}$  pin.




Fig. 59. Auto-clear Circuit Example

#### ADDRESSING MODE

The memory access is reinforced with 17 kinds of addressing modes. Refer to SERIES 740 <Software> User's Manual for details.

#### MACHINE INSTRUCTIONS

There are 71 machine instructions. Refer to SERIES 740 <Soft-ware> User's Manual for details.

#### PROGRAMMING NOTES

- (1) The divide ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. At least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in the decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instruction is executed.
- (4) An NOP instruction is needed immediately after the execution of a PLP instruction.
- (5) In order to avoid noise and latch-up, connect a bypass capacitor ( $\approx 0.1~\mu\text{F}$ ) directly between the VCC pin–VSS pin and the VCC pin–CNVss pin, using a thick wire.

#### DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation From.
- (2) Mask Specification From.
- (3) Data to be written to ROM, in EPROM form (32-pin DIP Type 27C101, three identical copies).



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **ABSOLUTE MAXIMUM RATINGS**

| Symbol | 1                     | Parameter  | Conditions                     | Ratings           | Unit |
|--------|-----------------------|--|--------------------------------|-------------------|------|
| Vcc    | Power source voltage  | Vcc  | All voltages are based         | -0.3 to 6         | V    |
| Vı     | Input voltage         | CNVss  | on Vss. Output transistors are | -0.3 to 6         | V    |
| Vı     | Input voltage         | P00-P07,P10-P17, P20-P27,<br>P30-P34, OSC1, XIN, HSYNC,<br>VSYNC, RESET  | cut off.                       | -0.3 to Vcc + 0.3 | V    |
| Vo     | Output voltage        | P06, P07, P10–P17, P20–P27,<br>P30–P32, R, G, B, OUT, D-A,<br>XOUT, OSC2 |                                | -0.3 to Vcc + 0.3 | V    |
| Vo     | Output voltage        | P00-P05  |                                | -0.3 to 13        | V    |
| Юн     | Circuit current       | R, G, B, OUT, P10–P17,<br>P20–P27, P30, P31, D-A                         |                                | 0 to 1 (Note 1)   | mA   |
| IOL1   | Circuit current       | R, G, B, OUT, P06, P07,<br>P10–P17, P20–P23, P30–P32,<br>D-A             |                                | 0 to 2 (Note 2)   | mA   |
| lOL2   | Circuit current       | P00-P05  |                                | 0 to 1 (Note 2)   | mA   |
| IOL3   | Circuit current       | P24-P27  |                                | 0 to 10 (Note 3)  | mA   |
| Pd     | Power dissipation     |  | Ta = 25 °C                     | 550               | mW   |
| Topr   | Operating temperature |  |                                | –10 to 70         | °C   |
| Tstg   | Storage temperature   |  |                                | -40 to 125        | °C   |

#### RECOMMENDED OPERATING CONDITIONS (Ta = -10 °C to 70 °C, Vcc = 5 V ± 10 %, unless otherwise noted)

| 0      | Description                           |  |        | 1.17 |         |      |
|--------|---------------------------------------|--|--------|------|---------|------|
| Symbol | P                                     | Parameter  |        |      | Max.    | Unit |
| Vcc    | Power source voltage (Note 4), Duri   | ng CPU, CRT operation  | 4.5    | 5.0  | 5.5     | V    |
| Vss    | Power source voltage                  |  | 0      | 0    | 0       | V    |
| VIH1   | HIGH input voltage                    | P00-P07,P10-P17, P20-P27, P30-P34,<br>SIN, SCLK, HSYNC, VSYNC, RESET, XIN,<br>OSC1, TIM2, TIM3, INT1, INT2, INT3 | 0.8Vcc |      | Vcc     | V    |
| VIL1   | LOW input voltage                     | P00-P07,P10-P17, P20-P27, P30-P34  | 0      |      | 0.4 Vcc | V    |
| VIL2   | LOW input voltage                     | HSYNC, VSYNC, RESET, TIM2, TIM3, INT1, INT2, INT3, XIN, OSC1, SIN, SCLK  | 0      |      | 0.2 Vcc | mA   |
| Юн     | HIGH average output current (Note 1)  | R, G, B, OUT, D-A, P10–P17, P20–P27, P30, P31  |        |      | 1       | mA   |
| lOL1   | LOW average output current (Note 2)   | R, G, B, OUT, D-A, P06, P07, P10–P17, P20–P27, P30–P32   |        |      | 2       | mA   |
| lOL2   | LOW average output current (Note 2)   | P00-P05  |        |      | 1       | mA   |
| IOL3   | LOW average output current (Note 3)   | P24-P27  |        |      | 10      | mA   |
| fCPU   | Oscillation frequency (for CPU opera  | ation) (Note 5) XIN  | 7.9    | 8.0  | 8.1     | MHz  |
| fCRT   | Oscillation frequency (for CRT displa | ay) (Note 5) OSC1  | 5.0    |      | 8.0     | MHz  |
| fhs1   | Input frequency                       | TIM2, TIM3   |        |      | 100     | kHz  |
| fhs2   | Input frequency                       | SCLK   |        |      | 1       | MHz  |

Notes 1: The total current that flows out of the IC must be 20 mA (max.).

- 2: The total input current to IC (IOL1 + IOL2) must be 30 mA or less.
- 3: The total average input current for ports P24–P27 to IC must be 20 mA or less.
- **4:** Connect 0.1  $\mu$ F or more capacitor externally between the power source pins VCC–Vss so as to reduce power source noise. Also connect 0.1  $\mu$ F or more capacitor externally between the pins VCC–CNVss.
- 5: Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

# ELECTRIC CHARACTERISTICS (Vcc = 5 V ± 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

| 0       | Parameter               |   | Took oo a dikin oo           |          |      | Unit |      |      |
|---------|-------------------------|---|------------------------------|----------|------|------|------|------|
| Symbol  | Pa                      | ameter  | Test conditions              |          | Min. | Тур. | Max. | Unit |
| Icc     | Power source current    | System operation  | VCC = 5.5 V,                 | CRT OFF  |      | 20   | 40   | mA   |
|         |                         |   | f(XIN) = 8 MHz               |          |      |      |      |      |
|         |                         |   |                              | CRT ON   |      | 30   | 60   |      |
|         |                         | Stop mode   | VCC = 5.5 V, f(X             | (IN) = 0 |      |      | 300  | μA   |
| Voн     | HIGH output voltage     | R, G, B, OUT, D-A,<br>P10–P17, P20–P27, P30, P31              | VCC = 4.5 V<br>IOH = -0.5 mA |          | 2.4  |      |      | V    |
| VOL     | LOW output voltage      | R, G, B, OUT, D-A,<br>P00–P07, P10–P17,<br>P20–P23, P30–P32   | VCC = 4.5 V<br>IOL = 0.5 mA  |          |      |      | 0.4  | V    |
|         | LOW output voltage      | P24-P27   | VCC = 4.5 V<br>IOL = 10.0 mA |          |      |      | 3.0  | V    |
| VT+-VT- | Hysteresis              | RESET   | Vcc = 5.0 V                  |          |      | 0.5  | 1.3  | V    |
|         | Hysteresis (Note)       | HSYNC, VSYNC, TIM2,<br>TIM3, INT1, INT2, INT3,<br>SIN, SCLK   | VCC = 5.0 V                  |          |      | 0.5  | 1.3  |      |
| lizh    | HIGH input leak current | RESET, P00–P07,<br>P10–P17, P20–P27,<br>P30–P34, HSYNC, VSYNC | Vcc = 5.5 V<br>VI = 5.5 V    |          |      |      | 5    | μΑ   |
| lizL    | LOW input leak current  | RESET, P00–P07,<br>P10–P17, P20–P27,<br>P30–P34, HSYNC, VSYNC | VCC = 5.5 V<br>VI = 0 V      |          |      |      | 5    | μΑ   |
| Іохн    | HIGH output leak currer | t P00–P05   | VCC = 5.5 V<br>VO = 12 V     |          |      |      | 10   | μA   |

**Note:** P06, P07, P15, P23, P24 have the hysteresis when these pins are used as interrupt input pins or timer input pins. P20–P22 have the hysteresis when these pins are used as serial I/O pins.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

**A-D COMPARATOR CHARACTERISTICS** (Vcc = 5 V  $\pm$  10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

| Cumbal | Davamatas         | Toot conditions |      | Lloit |      |      |
|--------|-------------------|-----------------|------|-------|------|------|
| Symbol | Parameter         | Test conditions | Min. | Тур.  | Max. | Unit |
| _      | Resolution        |                 |      |       | 6    | bits |
| _      | Absolute accuracy |                 | 0    | ±1    | ±2   | LSB  |

Note: When Vcc = 5 V, 1 LSB = 5/64 V.


**D-A CONVERTER CHARACTERISTICS** (Vcc = 5 V  $\pm$  10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

| Cumbal | Dorometer         | Test conditions |      | Unit |      |       |  |
|--------|-------------------|-----------------|------|------|------|-------|--|
| Symbol | Parameter         | Test conditions | Min. | Тур. | Max. | UIIIL |  |
| _      | Resolution        |                 |      |      | 7    | bits  |  |
| _      | Absolute accuracy |                 |      |      | 2    | %     |  |
| tsu    | Setting time      |                 |      |      | 3    | μs    |  |
| Ro     | Output resistor   |                 | 1    | 2.5  | 4    | kΩ    |  |



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **PACKAGE OUTLINE**



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH11-11B < 6XA0 >

# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37224M3-XXXSP MITSUBISHI ELECTRIC

| Mask R   |                           |                         |
|----------|---------------------------|-------------------------|
|          |                           |                         |
|          | Date :                    |                         |
| <b>-</b> | Section head<br>signature | Supervisor<br>signature |
| Receipt  |                           |                         |
| Ř        |                           |                         |
|          |                           |                         |
|          |                           |                         |

|     |            |                |        |     | Note | e : Pleas     | e fill in all item | s marked 樂. |
|-----|------------|----------------|--------|-----|------|---------------|--------------------|-------------|
|     |            | Company        |        | TEL |      |               | Submitted by       | Supervisor  |
| *   | * Customer | name           |        | (   | )    | ance<br>ature |                    |             |
| 200 |            | Date<br>issued | Date : |     |      | lssu<br>sign  |                    |             |

#### # 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

| Checksum code for entire EPROM |  |  | (hexadecimal notation |
|--------------------------------|--|--|-----------------------|
| Checksum code for entire EPROM |  |  | (hexadecimal notatio  |

EPROM type (indicate the type used)

|  | 27C101                       |
|--|------------------------------|
| EPROM add                                  | Iress                        |
| 000016                                     | Product name<br>ASCII code : |
| 000F <sub>16</sub>                         | 'M37224M3 –'                 |
|  |                              |
| D000 <sub>16</sub>                         | data                         |
| FFFF <sub>16</sub>                         | ROM 12K bytes                |
| 1000016                                    | Character ROM 1              |
| 107FF <sub>16</sub><br>10800 <sub>16</sub> |                              |
| 1,000010                                   | Character ROM 2              |
| 10FFF <sub>16</sub><br>11000 <sub>16</sub> |                              |
| 1FFFF <sub>16</sub>                        |                              |

- (1) Set "FF16" in the shaded area.
- (2) Write the ASCII codes that indicate the product name of "M37220M3-" to addresses 0000 16 to 000F16.

EPROM data check item (confirm the EPROM data and check "√" the appropriate box)

- lacktriangle Is "FF16" in the shaded area ?  $\rightarrow$  Yes  $\Box$
- $\bullet$  Are the ASCII codes that indicates the product name of "M37224M3–" to addresses 0000  $_{16}$  to 000F  $_{16}$  ?  $~\to$  Yes  $\Box$

#### # 2. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the appropriate mark specification form (42P4B for M37224M3-XXXSP) and attach to the mask ROM confirmation form.

\* 3. Comments (1/3



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH11-22B <6XA0 >

# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37224M3-XXXSP MITSUBISHI ELECTRIC

#### How to Write the Product Name and Character ROM Data onto EPROMs

Addresses 0000 16 to 000F 16 store the product name, and addresses 10000 16 to 10FFF 16 store the character pattern. If the name of the product contained in the EPROMs does not match the name on the mask ROM confirmation form, the ROM processing is disabled. Please make sure the data is written correctly.

 How to input the name of the product with the ASCII code ASCII codes 'M37224M3-' are listed on the right. The addresses and data are in hexadecimal notation.

| Address |                         | Address            |                         |
|---------|-------------------------|--------------------|-------------------------|
| 000016  | 'M' = 4 D <sub>16</sub> | 000816             | '-' = 2 D <sub>16</sub> |
| 000116  | '3' = 3 3 <sub>16</sub> | 000916             | F F <sub>16</sub>       |
| 000216  | '7' = 3 7 <sub>16</sub> | 000A <sub>16</sub> | F F <sub>16</sub>       |
| 000316  | '2' = 3 2 <sub>16</sub> | 000B <sub>16</sub> | F F <sub>16</sub>       |
| 000416  | '2' = 3 2 <sub>16</sub> | 000C <sub>16</sub> | F F <sub>16</sub>       |
| 000516  | '4' = 3 4 <sub>16</sub> | 000D <sub>16</sub> | F F <sub>16</sub>       |
| 000616  | 'M' = 4 D <sub>16</sub> | 000E <sub>16</sub> | FF <sub>16</sub>        |
| 000716  | '3' = 3 3 <sub>16</sub> | 000F <sub>16</sub> | F F <sub>16</sub>       |
|         |                         |                    |                         |

Inputting the character ROM Input the character ROM data by dividing it into character ROM1 and character ROM2. For the character ROM data, see the next page and on.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

GZZ-SH11-22B< 6XA0 >

# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37224M3-XXXSP MITSUBISHI ELECTRIC

The structure of character ROM (divided of 12 X16 dots font)

| Example |   |   |                  |  |                         |  |
|---------|---|---|------------------|--|-------------------------|--|
|         | Character code  |   |                  |  |                         |  |
|         | "1A <sub>16</sub> "   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  |  |                         |  |
|         |   |   |                  | <u> </u>   |                         |  |
|         |   |   |                  |  |                         |  |
|         |   | Characte  | → ← Chara<br>ROM | cter   |                         |  |
|         |   | ROM1  | ROM              | И2   |                         |  |
|         |   | 4   |                  | //   |                         |  |
|         |   |   |                  | 71   |                         |  |
|         |   |   |                  |  |                         |  |
| Example | 101A0 <sub>16</sub> b <sub>7</sub> b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> b |   | Example          | 109A0 <sub>16</sub>                                    | b7 b6 b5 b4 b3 b2 b1 b0 | -<br>016   |
| Example | to 1  | 0016  | Example          | to 0   | F                       | -0 <sub>16</sub>   |
| Example |   |   | Example          | ()   | F                       | 016  |
| Example | to 1 001AF16  | 0016<br>0416  | Example          | to 1   |                         |  |
| Example | to 1 01AF16 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                                 | 0016 0416 0416 0A16 0A16  | Example          | to 1<br>109AF <sub>16</sub> 2<br>3                     |                         | 0 <sub>16</sub><br>0 <sub>16</sub><br>0 <sub>16</sub><br>0 <sub>16</sub>                                     |
| Example | 101A016 to 1  | 0016 0416 0416 0416 0416 0416 0416 0A16                               | Example          | to 1<br>109AF <sub>16</sub> 2<br>3<br>4<br>5           |                         | 016<br>016<br>016<br>016<br>016  |
| Example | 101A016 to 1  | 0016 0416 0416 0416 0416 0416 0A16 1116                               | Example          | to 1<br>109AF <sub>16</sub> 2<br>3<br>4<br>5<br>6      |                         | 016<br>016<br>016<br>016<br>016<br>016   |
| Example | 101A016 to 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                                | 0016 0416 0416 0416 0416 0416 0416 1116 11                            | Example          | to 1<br>109AF <sub>16</sub> 2<br>3<br>4<br>5<br>6<br>7 |                         | 016<br>016<br>016<br>016<br>016<br>016<br>016  |
| Example | 101A016 to 1  | 0016 0416 0416 0416 0416 0416 0A16 1116 1116 2016                     | Example          | to 1 109AF <sub>16</sub> 2 3 4 5 6 7                   | F16 F                   | 016<br>016<br>016<br>016<br>016<br>016<br>016  |
| Example | 101A016 to 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                                | 0016 0416 0416 0416 0416 0416 0416 1116 11                            | Example          | to 1<br>109AF <sub>16</sub> 2<br>3<br>4<br>5<br>6<br>7 | F16 F10 F               | 016<br>016<br>016<br>016<br>016<br>016<br>016  |
| Example | 101A016 to 1  | 0016 0416 0416 0416 0416 0A16 0A16 1116 1116 1116 2016 3F16           | Example          | to 1 109AF16 2 3 4 5 6 7 8 9 A B                       |                         | 016<br>016<br>016<br>016<br>016<br>016<br>016<br>016<br>816<br>816<br>816                                    |
| Example | 101A016 to 1  | 0016 0416 0416 0416 0A16 0A16 1116 1116 2016 2016 3F16 4016           | Example          | to 1 109AF16 2 3 4 5 6 7 8 9 A B C                     |                         | F016<br>F016<br>F016<br>F016<br>F016<br>F016<br>F016<br>F816<br>F816<br>F816<br>F416                         |
| Example | 101A016 to 1  | 0016 0416 0416 0416 0A16 0A16 1116 1116 1116 2016 2016 3F16 4016      | Example          | to 1 109AF16 2 3 4 5 6 7 8 9 A B C D                   | F16                     | F016<br>F016<br>F016<br>F016<br>F016<br>F016<br>F016<br>F816<br>F816<br>F816<br>F416<br>F416                 |
| Example | 101A016 to 1  | 0016 0416 0416 0416 0416 0A16 0A16 1116 1116 1116 2016 2016 4016 4016 | Example          | to 1 109AF16 2 3 4 5 6 7 8 9 A B C D E                 |                         | F016<br>F016<br>F016<br>F016<br>F016<br>F016<br>F016<br>F816<br>F816<br>F816<br>F416<br>F416<br>F416<br>F416 |
| Example | 101A016 to 1  | 0016 0416 0416 0416 0A16 0A16 1116 1116 1116 2016 2016 3F16 4016      | Example          | to 1 109AF16 2 3 4 5 6 7 8 9 A B C D                   |                         | F016<br>F016<br>F016<br>F016<br>F016<br>F016<br>F016<br>F816<br>F816<br>F816<br>F416<br>F416                 |

(3/3)




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### 42P4B (42-PIN SHRINK DIP) MARK SPECIFICATION FORM


| Mitsubishi IC catalog name |  |  |  |
|----------------------------|--|--|--|
|                            |  |  |  |

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi Catalog Name



- Note1: The mark field should be written right aligned.
  - 2: The fonts and size of characters are standard Mitsubishi type.
  - 3: Customer's parts number can be up to 15 characters: Only  $0\sim9$ ,  $A\sim Z$ , +, -, /, (, ), &, (, .(period), and , (comma) are usable.

#### C. Special Mark Required



- Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout wi be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and mask ROM number (3-digit are always marked.
  - 2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.


|  | Special logo require |
|--|----------------------|
| The standard Mitsubishi font is used for all characters except for a logo. |                      |
|  | 1 1                  |



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER


#### **APPENDIX**

#### Pin Configuration (TOP VIEW)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

#### **Memory Map**



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

# Memory Map of Special Function Register (SFR)

| ■SFR Area (addresses C0 <sub>16</sub>                       | to DF <sub>16</sub> )                           |  |
|---|---|--|
|   | <bit allocation=""></bit>                       | <state after="" immediately="" reset=""></state> |
|   | $\Box$ .  | 0 : "0" immediately after reset                  |
|   | Function bit                                    |  |
|   | <u> </u>  | 1 : "1" immediately after reset                  |
|   | : No function bit                               | ? : Undefined immediately                        |
|   | O: Fix this bit to "0" (do not write "1")       | after reset                                      |
|   | 1 : Fix this bit to "1"                         |  |
|   | (do not write "0")                              |  |
| Address Register  | Bit allocation                                  | State immediately after reset                    |
| OO Dark DO (DO)   | b7 b0   | b7 b0  |
| C0 <sub>16</sub> Port P0 (P0)                               |   | ?  |
| C1 <sub>16</sub> Port P0 direction register (D0)            |   | 0016   |
| C2 <sub>16</sub> Port P1 (P1)                               |   | ?  |
| C3 <sub>16</sub> Port P1 direction register (D1)            |   | 0016   |
| C4 <sub>16</sub> Port P2 (P2)                               |   | ?  |
| C5 <sub>16</sub> Port P2 direction register (D2)            |   | 0016   |
| C6 <sub>16</sub> Port P3 (P3)                               |   | 0 0 0 ? ? ? ? ?                                  |
| C7 <sub>16</sub> Port P3 direction register (D3)            |   | 0016   |
| C816  |   | ?  |
| C916  |   | ?  |
| CA <sub>16</sub> Port P5 (P5)                               |   | 0 0 ? ? ? ? ? ?                                  |
| CB <sub>16</sub> Port P5 direction register (D5)            |   | 0016   |
| CC <sub>16</sub>  |   | ?  |
| CD <sub>16</sub> Port P3 output mode control register (P3S) | DA2S DA1S P31S P30S                             | 0016   |
| CE <sub>16</sub> DA-H register (DA-H)                       |   | ?  |
| CF <sub>16</sub> DA-L register (DA-L)                       |   | 0 0 ? ? ? ? ? ?                                  |
| D0 <sub>16</sub> PWM0 register (PWM0)                       |   | ?  |
| D1 <sub>16</sub> PWM1 register (PWM1)                       |   | ?  |
| D2 <sub>16</sub> PWM2 register (PWM2)                       |   | ?  |
| D3 <sub>16</sub> PWM3 register (PWM3)                       |   | ?  |
| D4 <sub>16</sub> PWM4 register (PWM4)                       |   | ?  |
| D5 <sub>16</sub> PWM output control register 1 (PW)         | PINIZ PINIE PINIE PINIA PINIZ PINIZ PINIA PINIO |  |
| D6 <sub>16</sub> PWM output control register 2 (PN)         | PW7 PW6 PW5 PW4 PW3 PW2 PW1 PW0                 | 0016   |
| D716  | 1144 1140 1142                                  | ?  |
| D816  |   | ?  |
| D916  |   |  |
| DA <sub>16</sub>  |   | ?  |
| DB16  |   | ?  |
| DD16 DC16 Serial I/O mode register (SM)                     |   | ?  |
| · · · · · · · · · · · · · · · · · · ·                       | SM6 SM5 0 SM3 SM2 SM1 SM0                       | 0016   |
| DD <sub>16</sub> Serial I/O regsiter (SIO)                  |   | ?  |
| DE <sub>16</sub> DA1 conversion register (DA1)              | DA17 0 DA15 DA14 DA13 DA12 DA11 DA10            |  |
| DF <sub>16</sub> DA2 conversion register (DA2)              | DA27 0 DA25 DA24 DA23 DA22 DA21 DA20            | ?  |



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

|   | <bit< th=""><th>عاامد</th><th>ation</th><th>n <b>-</b></th><th></th><th></th><th></th><th>_</th><th><state< th=""><th>imn</th><th>nodic</th><th>atoly</th><th>oftor</th><th>roso</th><th>t <b>~</b></th><th></th></state<></th></bit<> | عاامد  | ation       | n <b>-</b> |             |       |            | _           | <state< th=""><th>imn</th><th>nodic</th><th>atoly</th><th>oftor</th><th>roso</th><th>t <b>~</b></th><th></th></state<> | imn    | nodic  | atoly    | oftor       | roso  | t <b>~</b> |          |
|---|--|--------|-------------|------------|-------------|-------|------------|-------------|--|--------|--------|----------|-------------|-------|------------|----------|
|   |  | anoc   | alioi       | -          |             |       |            | ,<br>       |  |        |        | •        |             |       |            |          |
|   | <u>H</u> :   | :<br>} | uncti       | ion b      | oit         |       |            | L           | 0 :  | "O" II | mme    | diate    | ly aft      | er re | set        |          |
|   | Name   | : )    |             |            |             |       |            | [           | 1 :  | "1" ir | mme    | diate    | ly aft      | er re | set        |          |
|   |  | : No   | func        | tion I     | oit         |       |            |             |  |        |        |          | medi        | ately | ,          |          |
|   | 0  |        | this<br>not |            |             |       |            |             |  | afte   | r rese | et       |             |       |            |          |
|   | 1  |        | this<br>not |            |             |       |            |             |  |        |        |          |             |       |            |          |
| Address Register  | b7   |        | Bit         | allo       | cati        | on    | t          | 0 I         | Sta<br>b7  | ate ii | mme    | ediat    | tely a      | after | res        | et<br>b0 |
| E0 <sub>16</sub> Horizontal register (HR)                                     |  |        | HR5         | HR4        | HR3         | HR2   | HR1 HR     | 0           |  |        |        | 00       | 16          |       |            |          |
| E1 <sub>16</sub> Vertical register 1 (CV1)                                    | (  | CV16   | CV15        | CV14       | CV13        | CV12  | CV11 CV    | 10          | 0  | ?      | ?      | ?        | ?           | ?     | ?          | ?        |
| E2 <sub>16</sub> Vertical register 1 (CV1)                                    |  | CV26   | CV25        | CV24       | CV23        | CV22  | CV21 CV    | 20          | 0  | ?      | ?      | ?        | ?           | ?     | ?          | ?        |
| E3 <sub>16</sub>  |  |        |             |            |             |       |            |             |  |        | _      | ?        |             | _     | _          | _        |
| E4 <sub>16</sub> Character size register (CS)                                 |  |        |             |            | CS21        |       | CS11 CS    |             | 0  | 0      | 0      | 0        | ?           | ?     | ?          | ?        |
| E5 <sub>16</sub> Border selection register (MD)                               |  |        |             |            |             | MD20  |            | - 1         | 0  | 0      | 0      | 0        | 0           | ?     | 0          | ?        |
| E6 <sub>16</sub> Color register 0 (CO0)                                       |  |        | CO05        |            | _           | 1     | CO01 (     |             |  |        |        | 00       |             |       |            |          |
| E7 <sub>16</sub> Color register 1 (CO1)                                       |  |        | CO15        |            | -           | CO12  |            | - 1         |  |        |        | 00       |             |       |            |          |
| E8 <sub>16</sub> Color register 2 (CO2)                                       |  |        | CO25        |            | _           | CO22  |            | - 1         |  |        |        | 00       |             |       |            |          |
| E9 <sub>16</sub> Color register 3 (CO3)                                       |  |        | CO35        |            | CO33        |       | CO31 (     | - 1         |  |        |        | 00       | _           |       |            |          |
| EA <sub>16</sub> CRT control register (CO)                                    |  |        |             |            |             | 1002  | CC1 CC     | 9           |  |        |        | <u> </u> |             |       |            |          |
| EB16  | OP7  | OP6    | OP5         | OUT        |             | R/G/B | VSYC HSY   |             |  |        |        | 00       |             |       |            |          |
| EC16 CRT port control register (CRTP)  ED16 CRT clock selection register (CK) | 0  | 0      | 0           | 0          | 0           | 0     | CK1 CK     |             |  |        |        | 00       |             |       |            |          |
| EE <sub>16</sub> A-D control register 1 (AD1)                                 |  |        |             | ADM4       |             | -     | ADM1ADI    |             | 0  | 0      | 0      | ?        | 0           | 0     | 0          | 0        |
| EF <sub>16</sub> A-D control register 2 (AD2)                                 |  |        |             |            |             |       | ADC1 ADO   |             | 0 1  | 0      | U      | 00       |             | U     |            | 0        |
| F0 <sub>16</sub> Timer 1 (TM1)  |  |        |             |            |             |       | 1          |             |  |        |        | FF       |             |       |            |          |
| F1 <sub>16</sub> Timer 2 (TM2)  |  |        |             |            |             |       |            | $\exists$   |  |        |        | 07       |             |       |            |          |
| F2 <sub>16</sub> Timer 3 (TM3)  |  |        |             |            |             |       |            | $\exists$   |  |        |        | FF       |             |       |            |          |
| F3 <sub>16</sub> Timer 4 (TM4)  |  |        |             |            |             |       |            | 1           |  |        |        | 07       |             |       |            |          |
| F4 <sub>16</sub> Timer 12 mode register (T12M)                                |  |        | 0           | T12M4      | T12M3       | T12M2 | T12M1 T12I | <b>/</b> 10 |  |        |        | 00       |             |       |            |          |
| F5 <sub>16</sub> Timer 34 mode register (T34M)                                |  |        | T34M5       | T34M4      | T34M3       | T34M2 | T34M1 T34I | <b>/</b> 10 |  |        |        | 00       |             |       |            |          |
| F6 <sub>16</sub> PWM5 register (PWM5)   |  |        |             |            |             | 1     | <u> </u>   | 1           |  |        |        | ?        |             |       |            |          |
| F7 <sub>16</sub>  |  |        |             |            |             |       |            |             |  |        |        | 7        | ·           |       |            |          |
| F8 <sub>16</sub>  |  |        |             |            |             |       |            |             |  |        |        | ?        | )           |       |            |          |
| F9 <sub>16</sub> Interrupt input polarity register (RE)                       | 0  |        | RE5         | RE4        | RE3         | 0     | 0          |             | 0  | 0      | 0      | 0        | 0           | 0     | 0          | ?        |
| FA <sub>16</sub> Test register (TEST)   |  |        |             | 00         | <b>)</b> 16 |       |            |             | •  |        |        | 00       | )16         |       | •          |          |
| FB <sub>16</sub> CPU mode register (CPUM)                                     | 1  | 1      | 1           | 1          | 1           | CM2   | 0 (        | )           |  |        |        | FC       | <b>C</b> 16 |       |            |          |
| FC <sub>16</sub> Interrupt request register 1 (IREQ1)                         | IT3R   |        | VSCR        | CRTR       | TM4R        | TM3R  | TM2R TM    | IR          |  |        |        | 00       | 16          |       |            |          |
| FD <sub>16</sub> Interrupt request register 2 (IREQ2)                         | 0  |        |             | MSR        |             | S1R   | IT2R IT1   | R           |  |        |        | 00       | 16          |       |            |          |
| FE <sub>16</sub> Interrupt control register 1 (ICON1)                         | IT3E   |        | VSCE        | CRTE       | TM4E        | тмзЕ  | TM2E TM    | E           |  |        |        | 00       | 16          |       |            |          |
| FF <sub>16</sub> Interrupt control register 2 (ICON2)                         | 0  | 0      | 0           | MSE        | 0           | S1E   | IT2E IT1   | Εll         |  |        |        | 00       | )16         |       | _          |          |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

| ■SFR Area (addresses 217₁  | 16 to 21B16)  |  |
|--|---|--|
|  | <bit allocation="">    Image:   Function bit     No function bit     No function bit     Fix this bit to "0"     (do not write "1"     Fix this bit to "1"     (do not write "0")</bit> | <state after="" immediately="" reset=""> 0 : "0" immediately after reset 1 : "1" immediately after reset ? : Undefined immediately after reset</state> |
| Address Register  21716 ROM correction address 1 (high-order) 21816 ROM correction address 1 (low-order) 21916 ROM correction address 2 (high-order) 21A16 ROM correction address 2 (low-order) 21B16 ROM correction enable register (RCR) | Bit allocation b  | State immediately after reset b0    0016   |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

# Internal State of Processor Status Register and Program Counter at Reset

|                                | <bit allocation=""></bit>                  | <state after="" immediately="" reset=""></state> |
|--------------------------------|--|--|
|                                | :) 5                                       | 0 : "0" immediately after reset                  |
|                                | Name : Function bit                        | 1 : "1" immediately after reset                  |
|                                | : No function bit                          | ? : Undefined immediately                        |
|                                | O: Fix this bit to "0" (do not write "1")  | after reset                                      |
|                                | 1 : Fix this bit to "1" (do not write "0") |  |
| Register                       | Bit allocation bo                          | State immediately after reset b0                 |
| Processor status register (PS) | N V T B D I Z C                            | ? ? ? ? ? 1 ? ?                                  |
| Program counter (PCH)          |  | Contents of address FFFF <sub>16</sub>           |
| Program counter (PCL)          |  | Contents of address FFFE <sub>16</sub>           |
|                                |  |  |
|                                |  |  |


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

# Structure of Register

The figure of each register structure describes its functions, contents at reset, and attributes as follows:


| CPU Mode Register       | Bits   |  |              | (Note 2)                |         |
|-------------------------|--|--|--------------|-------------------------|---------|
|                         | Values imme                                    | ediately after reset rele                                      | ease (No     | ote 1)                  |         |
| b7 b6 b5 b4 b3 b2 b1 b0 | DII mode register (CDIII                       | M) (CM) [Address FB 16]  | \            | \                       |         |
|                         |  | vi) (Civi) [Address FB 16]                                     | ~            |                         |         |
| (B                      | ) Name   | Functions  | After reset  | (RW)                    |         |
| 0,1                     | Processor mode bits                            | b1 b0  |              | R W                     |         |
|                         | (CM0, CM1)                                     | 0 0: Single-chip mode 0 1: )                                   |              |                         |         |
|                         |  | 1 0: Not available   |              |                         |         |
|                         |  | 1 1: )   |              |                         |         |
| 2                       | Stack page selection                           | 0: 0 page  | 0            | RW                      |         |
|                         | bit (Note) (CM2)                               | 1: 1 page  |              |                         |         |
| 3, 4                    | Fix these bits to "1."                         |  | 1            | RW                      |         |
| 5                       | Nothing is assigned. The                       | nis bit is write disable bit.                                  | 1            | RW                      |         |
| <u> </u>                | When this bit is read or                       | <u>,                                     </u>                  |              |                         |         |
|                         | Clock switch bits (CM6, CM7)                   | b7 b6<br>0 0: f(XIN) = 8 MHz                                   | 0            | RW                      |         |
|                         | (Givio, Givir)                                 | 0 1: f(XIN) = 12 MHz   |              |                         |         |
|                         |  | 1 0: f(XIN) = 16 MHz<br>1 1: Do not set                        |              |                         |         |
|                         | <u> </u>                                       | 1 1. Do not set  |              |                         |         |
|                         | : Bit in which nothing is                      | assigned   |              |                         |         |
| Notes 1: Values immedia | tely after reset release                       |  |              |                         |         |
| 0•••••"0" aft           | er reset release                               |  |              |                         |         |
|                         | er reset release<br>erminate after reset relea | se   |              |                         |         |
| O Dit attaihadaaaa      | The activity of a section                      | l accieta della con eleccific                                  | -l : 1 - 0 t |                         | ita ank |
|                         |  | ol register bits are classifie<br>e figure, these attributes a |              |                         |         |
| R••••••Read             |  | W•••••Write  |              |                         |         |
|                         | •••Read enabled                                | O ••••••Write  |              |                         |         |
| X ***                   | ••••Read disabled                              | <b>× •••••</b> Write<br><b>∗ •••••</b> "0" c                   |              | ।<br>t by software, but | :"1"    |
|                         |  |  | ot be set    |                         |         |
|                         |  |  |              |                         |         |

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER



Port Pi Direction Register

Addresses 00C116, 00C316, 00C516




Port P3 Direction Register

Address 00C7<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER



Port P5 Direction Register

Addresses 00CB<sub>16</sub>



Port P3 Output Mode Control Register

Address 00CD<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

| PWM Output Control Regi | iste | <u>er 1</u>                              |   |             |   |   |
|-------------------------|------|--|---|-------------|---|---|
| b7 b6 b5 b4 b3 b2 b1 b0 | PV   | VM output control registe                | er 1 (PW) [Address 00D516]                    |             |   |   |
|                         | В    | Name                                     | Functions                                     | After reset | R | W |
|                         | 0    | DA, PWM count source selection bit (PW0) | 0 : Count source supply 1 : Count source stop | 0           | R | ١ |
| 1                       | 1    | DA/PN4 output<br>selection bit (PW1)     | 0 : DA output<br>1 : PN4 output               | 0           | R | V |
|                         | 2    | P0o/PWM0 output<br>selection bit (PW2)   | 0: P0o output<br>1: PWM0 output               | 0           | R | V |
|                         | 3    | P01/PWM1 output selection bit (PW3)      | 0: P01 output<br>1: PWM1 output               | 0           | R | V |
|                         | 4    | P02/PWM2 output selection bit (PW4)      | 0: P02 output<br>1: PWM2 output               | 0           | R | V |
|                         | 5    | P03/PWM3 output selection bit (PW5)      | 0: P03 output<br>1: PWM3 output               | 0           | R | V |
|                         | 6    | P04/PWM4 output selection bit (PW6)      | 0: P04 output<br>1: PWM4 output               | 0           | R | V |
| i                       |      | P05/PWM5 output selection bit (PW7)      | 0: P05 output<br>1: PWM5 output               | 0           | R | W |

**PWM Output Control Register 1** 

Address 00D5<sub>16</sub>



PWM Output Control Register 2

Address 00D6<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

| Serial I/O Mode Regist |      |  |  |             |     |
|------------------------|------|--|--|-------------|-----|
| b7b6 b5 b4 b3 b2 b1 b0 | 1    | erial I/O mode register (                                  | SM) [Address 00DC16]   |             |     |
|                        | В    | Name   | Functions  | After reset | RW  |
| ·                      | 0, 1 | Internal synchronous<br>clock selection bits<br>(SM0, SM1) | b1 b0<br>0 0: f(XIN)/4<br>0 1: f(XIN)/16<br>1 0: f(XIN)/32<br>1 1: f(XIN)/64 | 0           | R W |
|                        | 2    | Synchronous clock selection bit (SM2)                      | 0: External clock<br>1: Internal clock                                       | 0           | R W |
|                        | 3    | Serial I/O port<br>selection bit (SM3)                     | 0: P20, P21 functions<br>as port<br>1: SCLK, SOUT                            | 0           | R W |
|                        | 4    | Fix this bit to "0."                                       |  | 0           | RW  |
|                        | 5    | Transfer direction selection bit (SM5)                     | 0: LSB first<br>1: MSB first   | 0           | R W |
|                        | 6    | Serial input pin selection bit (SM6)                       | 0: Input signal from SIN pin<br>1: Input signal from Souт pin                | 0           | RW  |
|                        | 7    | Nothing is assigned. T<br>When this bit is read o          | his bit is a write disable bit.<br>ut, the value is "0."                     | 0           | R — |

Serial I/O Mode Register

Address 00DC16




**DAi Conversion Register** 

Addresses 00DE16, 00DF16




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER




**Horizontal Position Register** 

Address 00E0<sub>16</sub>



Vertical Position Register i

Address 00E116, 00E216




Character Size Register

Address 00E4<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER



**Border Selection Register** 

Address 00E5<sub>16</sub>




Color Register i

Addresses 00E616 to 00E916




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER



**CRT Control Register** 

Address 00EA<sub>16</sub>




**CRT Port Control Register** 

Address 00EC<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER



**CRT Clock Selection Register** 

Address 00ED<sub>16</sub>




A-D Control Register 1

Address 00EE<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER



A-D Control Register 2

Address 00EF<sub>16</sub>



Timer 12 Mode Register

Address 00F4<sub>16</sub>



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

| b7 b6 b5 b | 04b3b2b1b0 | Ti  | mer 34 mode register (T3                            | 34M) [Address 00F516]  |             |   |   |
|------------|------------|-----|---|--|-------------|---|---|
|            |            | В   | Name  | Functions  | After reset | R | w |
|            |            | 0   | Timer 3 count source selection bit (T34M0)          | 0: f(XIN)/16<br>1: External clock                                    | 0           | R | W |
|            |            | 1   | Timer 4 internal count source selection bit (T34M1) | 0: Timer 3 overflow<br>1: f(XIN)/16                                  | 0           | R | W |
|            |            | 2   | Timer 3 count<br>stop bit (T34M2)                   | 0: Count start<br>1: Count stop                                      | 0           | R | W |
|            |            | 3   | Timer 4 count stop<br>bit (T34M3)                   | 0: Count start<br>1: Count stop                                      | 0           | R | W |
|            |            | 4   | Timer 4 count source selection bit (T34M4)          | 0: Internal clock<br>1: f(XIN)/2                                     | 0           | R | W |
|            |            | 5   | Timer 3 external count source selection bit (T34M5) | 0: External clock from TIM3 pin<br>1: External clock from H SYNC pin | 0           | R | W |
|            |            | 6,7 |   | ese bits are write disable e read out, the values are                | 0           | R |   |

**Timer 34 Mode Register** 

Address 00F5<sub>16</sub>


#### Interrupt Input Polarity Register b7 b6 b5 b4 b3 b2 b1 b0 0 0 Interrupt input polarity register(RE) [Address 00F9<sub>16</sub>] В R¦W Name **Functions** After reset Nothing is assigned. This bit is a write disable bit. When this bit is read out, the value is indeterminate. Indeterminate R 0 RW 0 Fix these bits to "0." R¦W 3 INT1 polarity switch bit (RE3) 0 : Positive polarity 0 1 : Negative polarity RW 4 INT2 polarity switch bit 0 : Positive polarity 0 (RE4) 1 : Negative polarity 5 INT3 polarity switch bit 0: Positive polarity 0 R¦W (RE5) 1 : Negative polarity Nothing is assigned. This bit is a write disable bit. 0 When this bit is read out, the value is "0." RW Fix this bit to "0."

**Interrupt Input Polarity Register** 

Address 00F9<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER



**CPU Mode Register** 

Address 00FB<sub>16</sub>



Interrupt Request Register 1

Address 00FC<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

| b7 b6 b5 b4 b3 b2 b1 b0 | In         | terrupt request register                              | 2 (IREQ2) [Address 00FD16                                    | 6]          |   |   |
|-------------------------|------------|---|--|-------------|---|---|
|                         | В          | Name  | Functions  | After reset | R | W |
|                         | 0          | INT1 interrupt request bit (ITIR)                     | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                         | 1          | INT2 interrupt request bit (IT2R)                     | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                         | 2          | Serial I/O interrupt request bit (SIR)                | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                         | 3,<br>5, 6 | Nothing is assigned. These When these bits are read o |  | 0           | R |   |
|                         | 4          | f(XIN)/4096 interrupt request bit (MSR)               | 0 : No interrupt request issued 1 : Interrupt request issued | 0           | R | * |
|                         | 7          | Fix this bit to "0."                                  |  | 0           | R | W |

**Interrupt Request Register 2** 

Address 00FD<sub>16</sub>



**Interrupt Control Register 1** 

Address 00FE<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

| Interrupt Control Regis                 | ter 2        | -   |   |             |    |
|---|--------------|---|---|-------------|----|
| b7b6 b5b4b3 b2b1b0                      | 1            | errupt control register 2 (               | ICON2) [Address 00F                             | F16]        |    |
|   | В            | Name                                      | Functions                                       | After reset | RW |
|   | 0            | INT1 interrupt enable bit (IT1E)          | 0 : Interrupt disabled 1 : Interrupt enabled    | 0           | RW |
| 1 | 1            | INT2 interrupt enable bit (IT2E)          | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | RW |
|   | 2            | Serial I/O interrupt enable bit (SIE)     | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | RW |
|   | 3,<br>5 to 7 | Fix these bits to "0."                    |   | 0           | RW |
|   | 4            | f(XIN)/4096 interrupt<br>enable bit (MSE) | 0 : Interrupt disabled<br>1 : Interrupt enabled | 0           | RW |

Interrupt Control Register 2

Address 00FF<sub>16</sub>



**ROM Correction Enable Register** 

Address 021B<sub>16</sub>



# Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

  Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi

- All information commands in these materials, all conducting product cards, laggrains and charts, represent information on products at the time or publication or messe materials, and are subject to change by Missionshi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

  Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

  The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

  If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the
- approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



## **REVISION DESCRIPTION LIST**

## M37221EF-XXXSP, M37221EFSP DATA SHEET

| Rev.<br>No. | Revision Description  | Rev.<br>date |
|-------------|---|--------------|
| 1.0         | First Edition   | 9708         |
| 2.0         | Information about copywright note, revision number, release data added (last page). | 971130       |
| 2.1         | Correct note (P43)  | 980731       |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |
|             |   |              |