Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI MICROCOMPUTERS

M37702M2AXXXFP, M37702M2BXXXFP M2-XXXFP and S1FP are respectively M37702S1AFP, M37702S1BFP

M37702M2-XXXFP and M37702S1FP are respectively unified into M37702M2AXXXFP and M37702S1AFP.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

M37702M2RXXXFP M37702S1RFP

DESCRIPTION

The M37702M2AXXXFP is a single-chip microcomputers designed with high-performance CMOS silicon gate technology. This is housed in a 80-pin plastic molded QFP. This single-chip microcomputer has a large 16 M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. This microcomputer is suitable for office, business, and industrial equipment controller that require high-speed processing of large data.

The differences between M37702M2AXXXFP, M37702M2BXXXFP, M37702S1AFP and M37702S1BFP are the ROM size and the external clock input frequency as shown below. Therefore, the following descriptions will be for the M37702M2AXXXFP unless otherwise noted.

Type name	ROM size	External clock input frequency
M37702M2AXXXFP	16 K bytes	16 MHz
M37702M2BXXXFP	16 K bytes	25 MHz
M37702S1AFP	External	16 MHz
M37702S1BFP	External	25 MHz

FEATURES

 Number of basis 	c instructions	103
 Memory size 	ROM	16 K bytes
	RAM	512 bytes
• Instruction exec	ution time	

WIST TOZWIZBAAAT F, WIST TOZSTBI F	
(The fastest instruction at 25 MHz frequency) .	160 ns
Single power supply	5 V ± 10%
• Low power dissipation (at 16 MHz frequency)	
	60 mW (Typ.)
Interrupts	19 types 7 levels
Multiple function 16-bit timer	5 + 3
UART (may also be synchronous)	2
• 8-bit A-D converter	8-channel inputs
12-bit watchdog timer.	
Programmable input/output	


APPLICATION

Control devices for office equipment such as copiers, printers, typewriters, facsimiles, word processors, and personal computers Control devices for industrial equipment such as ME, NC, communication and measuring instruments.

NOTE


Refer to "Chapter 5 PRECAUTIONS" when using this microcomputer.

The M37702M2AXXXFP and M37702S1AFP satisfy the timing requirements and the switching characteristics of the former M37702M2-XXXFP and M37702S1FP.





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37702M2AXXXFP

Parameter		Functions	
Number of basic instructions		103	
Instruction execution time	M37702M2AXXXFP, M37702S1AFP	250 ns (the fastest instruction at external clock 16 MHz frequen	
mstruction execution time	M37702M2BXXXFP, M37702S1BFP	160 ns (the fastest instruction at external clock 25 MHz frequency)	
Managuraina	ROM	16 K bytes	
Memory size	RAM	512 bytes	
Innut/Outnut norto	P0 – P2, P4 – P8	8-bit X 8	
Input/Output ports	P3	4-bit X 1	
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5	
wulli-lunction limers	TB0, TB1, TB2	16-bit X 3	
Serial I/O		(UART or clock synchronous serial I/O) X 2	
A-D converter		8-bit X 1 (8 channels)	
Watchdog timer		12-bit X 1	
Interrupts		3 external types, 16 internal types (Each interrupt can be set the priority levels to 0 – 7.)	
Clock generating circuit		Built-in (externally connected to a ceramic resonator or quartz crystal resonator)	
Supply voltage		5 V ± 10%	
Power dissipation		60 mW (at external clock 16 MHz frequency)	
Input/Output characteristic	Input/Output voltage	5 V	
input/Output characteristic	Output current	5 mA	
Memory expansion		Maximum 16 M bytes	
Operating temperature range	e	-20 - 85°C	
Device structure		CMOS high-performance silicon gate process	
Package		80-pin plastic molded QFP	
	4.01. au		



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin Vcc, Vss CNVss	Name Power supply	Input/Output	Functions
· ·	Power supply		
CNVss			Supply 5 V \pm 10% to Vcc and 0V to Vss.
	CNVss input	Input	This pin controls the processor mode. Connect to Vss for single-chip mode, and to Vcc for external ROM types.
RESET	Reset input	Input	To enter the reset state, this pin must be kept at a "L" condition which should be maintained for the required time.
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz crystal resonator between XIN and XOUT. When an external clock is used, the clock
Хоит	Clock output	Output	source should be connected to the XIN pin and the XOUT pin should be left open.
Ē	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L".
ВҮТЕ	Bus width selection input	Input	In memory expansion mode or microprocessor mode, this pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs.
AVCC, AVSS	Analog supply input		Power supply for the A-D converter. Connect AVcc to Vcc and AVss to Vss externally.
	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00 – P07	I/O port P0	I/O	In single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in input mode when reset. Address (A7 – A0) is output in memory expansion mode or microprocessor mode.
P10 – P17	I/O port P1	I/O	In single chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in memory expansion mode or microprocessor mode and external data bus is 16-bit width, high-order data (D15 – D8) is input or output when \bar{E} output is "L" and an address (A15 – A8) is output when \bar{E} output is "H" that is an external data bus is 8-bit width, only address (A15 – A8) is output.
P20 – P27	I/O port P2	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode low-order data (D7 – D0) is input or output when \bar{E} output is "L" and an address (A23 – A16) is output when \bar{E} output is "H".
P30 – P37	I/O port P3	1/0	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, R/W, BHE, ALE and HLDA signals are output.
P40 – P47	I/O port P4	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P40 and P41 become HOLD and RDY input pin respectively. Functions of other pins are the same as in single-chip mode. In single-chip mode or memory expansion mode, port P42 can be programmed for \$\phi\$1 output pin divided the clock to XIN pin by 2. In microprocessor mode. P42 always has the function as \$\phi\$1 output pin.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2 and timer A3.
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A4, external interrupt input INTo, INT1 and INT2 pins, and input pins for timer B0, timer B1 and timer B2.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as analog input AN0 – AN7 input pins. P77 also has an A-D conversion trigger input function.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as RxD, TxD, CLK, CTS/RTS pins for UART 0 and UART 1.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

The M37702M2AXXXFP contains the following devices on a single chip: ROM and RAM for storing instructions and data, CPU for processing, bus interface unit (which controls instruction prefetch and data read/write between CPU and memory), timers, UART, A-D converter, and other peripheral devices such as I/O ports. Each of these devices are described below.

MEMORY

The memory map is shown in Figure 1. The address space is 16 M bytes from addresses 016 to FFFFFF16. The address space is divided into 64 K bytes units called banks. The banks are numbered from 016 to FF16.

Built-in ROM, RAM and control registers for built-in peripheral devices are assigned to bank 016.

The 16 K bytes area from addresses C00016 to FFFF16 is the built-in ROM. Addresses FFD616 to FFFF16 are the RESET and interrupt vector addresses and contain the interrupt vectors. Refer to the section on interrupts for details.

The 512 bytes area from addresses 8016 to 27F16 contains the built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call, or interrupts.

Assigned to addresses 016 to 7F16 are peripheral devices such as I/O ports, A-D converter, UART, timer, and interrupt control registers.

A 256 bytes direct page area can be allocated anywhere in bank 016 using the direct page register DPR. In direct page addressing mode, the memory in the direct page area can be accessed with two words thus reducing program steps.




Fig. 1 Memory map

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

000000 000001		000040	Count start flag	
		000041		1
000002	Port P0	000042	One-shot start flag	1
000003	Port P1	000043		1
000004	Port P0 data direction register	000044	Up-down flag	1
000005	Port P1 data direction register	000045]
000006	Port P2	000046	Timer A0]
000007	Port P3	000047	Timer Ao]
800000	Port P2 data direction register	000048	Timer A1	
000009	Port P3 data direction register	000049	Timer AT	1
00000A	Port P4	00004A	Timer A2	
00000B	Port P5	00004B	THIOTAL	1
00000C	Port P4 data direction register	00004C	Timer A3	
00000D	Port P5 data direction register	00004D		4
00000E	Port P6	00004E	Timer A4	
00000F	Port P7	00004F		4
000010	Port P7 data direction register	000050	Timer B0	
000011	Port P7 data direction register	000051		1
000012	Port P8	000052 000053	Timer B1	
000013 000014	Port P8 data direction register	000053		1
000014	i ott r o data direction register	000054	Timer B2	
000015		000056	Timer A0 mode register	1
000010		000057	Timer A1 mode register	1
000017		000058	Timer A2 mode register	†
000019		000059	Timer A3 mode register	1
00001A		00005A	Timer A4 mode register	1
00001B		00005B	Timer B0 mode register	1
00001C		00005C	Timer B1 mode register	1
00001D		00005D	Timer B2 mode register	1
00001E	A-D control register	00005E	Processor mode register	1
00001F	A-D sweep pin selection register	00005F		1
000020	A-D register 0	000060	Watchdog timer]
000021		000061	Watchdog timer frequency selection flag	
000022	A-D register 1	000062]
000023	7/10	000063		_
000024	A-D register 2	000064		1
000025		000065		1
000026	A-D register 3	000066		4
000027		000067		1
000028	A-D register 4	000068		4
000029	A.D	000069		1
00002A	A-D register 5	00006A		1
00002B	A-D register 6	00006B 00006C		1
00002C 00002D	N-D register 0	00006C		1
00002D 00002E	A-D register 7	00006D 00006E		1
00002E	// D Togistor /	00006E		1
000021	UART 0 transmit/receive mode register	000070	A-D conversion interrupt control register	1
000030	UART 0 bit rate generator	000070	UART 0 transmission interrupt control register	1
000031		000071	UART 0 receive interrupt control register	1
000032	UART 0 transmission buffer register	000072	UART 1 transmission interrupt control register	1
000034	UART 0 transmit/receive control register 0	000074	UART 1 receive interrupt control register	1
000035	UART 0 transmit/receive control register 1	000075	Timer A0 interrupt control register	1
000036		000076	Timer A1 interrupt control register	1
000037	UART 0 receive buffer register	000077	Timer A2 interrupt control register]
000038	UART 1 transmit/receive mode register	000078	Timer A3 interrupt control register]
000039	UART 1 bit rate generator	000079	Timer A4 interrupt control register]
00003A	-	00007A	Timer B0 interrupt control register]
00003B	UART 1 transmission buffer register	00007B	Timer B1 interrupt control register]
00003C	UART 1 transmit/receive control register 0	00007C	Timer B2 interrupt control register]
00003D	UART 1 transmit/receive control register 1	00007D	INTo interrupt control register	
00003E	UART 1 receive buffer register	00007E	INT1 interrupt control register	

Fig. 2 Location of peripheral devices and interrupt control registers



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

CENTRAL PROCESSING UNIT (CPU)

The CPU has ten registers and is shown in Figure 3. Each of these registers is described below.

ACCUMULATOR A (A)

Accumulator A is the main register of the microcomputer. It consists of 16 bits and the lower 8 bits can be used separately. The data length flag m determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag m is "0" and as an 8-bit register when flag m is "1". Flag m is a part of the processor status register (PS) which is described later.

Data operations such as calculations, data transfer, input/output, etc., is executed mainly through the accumulator.

ACCUMULATOR B (B)

Accumulator B has the same functions as accumulator A, but the use of accumulator B requires more instruction bytes and execution cycles than accumulator A.

INDEX REGISTER X (X)

Index register X consists of 16 bits and the lower 8 bits can be used separately. The index register length flag x determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag x is "0" and as an 8-bit reg-

ister when flag x is "1". Flag x is a part of the processor status register (PS) which is described later.

In index addressing mode, register X is used as the index register and the contents of this address is added to obtain the real address

Also, when executing a block transfer instruction MVP or MVN, the contents of index register X indicate the low-order 16 bits of the source data address. The third byte of the MVP and MVN is the high-order 8 bits of the source data address.

INDEX REGISTER Y (Y)

Index register Y consists of 16 bits and the lower 8 bits can be used separately. The index register length flag x determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag x is "0" and as an 8-bit register when flag x is "1". Flag x is a part of the processor status register (PS) which is described later.

In index addressing mode, register Y is used as the index register and the contents of this address is added to obtain the real address.

Also, when executing a block transfer instruction MVP or MVN, the contents of index register Y indicate the low-order 16 bits of the destination address. The second byte of the MVP and MVN is the high-order 8 bits of the destination data address.




Fig. 3 Register structure

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

STACK POINTER (S)

Stack pointer (S) is a 16-bit register. It is used during a subroutine call or interrupts. It is also used during stack, stack pointer relative, or stack pointer relative indirect indexed Y addressing mode.

PROGRAM COUNTER (PC)

Program counter (PC) is a 16-bit counter that indicates the low-order 16-bits of the next program memory address to be executed. There is a bus interface unit between the program memory and the CPU, so that the program memory is accessed through bus interface unit. This is described later.

PROGRAM BANK REGISTER (PG)

Program bank register is an 8-bit register that indicates the highorder 8 bits of the next program memory address to be executed. When a carry occurs by incrementing the contents of the program counter, the contents of the program bank register (PG) is incremented by 1. Also, when a carry or borrow occurs after adding or subtracting the offset value to or from the contents of the program counter (PC) using branch instruction, the contents of the program bank register (PG) is incremented or decremented by 1 so that programs can be written without worrying about bank boundaries.

DATA BANK REGISTER (DT)

Data bank register (DT) is an 8-bit register. With some addressing modes, a part of the data bank register (DT) is used to specify a memory address. The contents of data bank register (DT) is used as the high-order 8 bits of a 24-bit address. Addressing modes that use the data bank register (DT) are direct indirect, direct indexed X indirect, direct indexed Y, absolute, absolute bit, absolute indexed X, absolute indexed Y, absolute bit relative, and stack pointer relative indirect indexed Y.

DIRECT PAGE REGISTER (DPR)

Direct page register (DPR) is a 16-bit register. Its contents is used as the base address of a 256-byte direct page area. The direct page area is allocated in bank 0, but when the contents of DPR is FF0116 or greater, the direct page area spans across bank 016 and bank 116. All direct addressing modes use the contents of the direct page register (DPR) to generate the data address. If the low-order 8 bits of the direct page register (DPR) is "0016", the number of cycles required to generate an address is minimized. Normally the low-order 8 bits of the direct page register (DPR) is set to "0016".

PROCESSOR STATUS REGISTER (PS)

Processor status register (PS) is an 11-bit register. It consists of a flag to indicate the result of operation and CPU interrupt levels. Branch operations can be performed by testing the flags C, Z, V, and N.

The details of each processor status register bit are described below.

1. Carry flag (C)

The carry flag contains the carry or borrow generated by the ALU after an arithmetic operation. This flag is also affected by shift and rotate instructions. This flag can be set and reset directly with the SEC and CLC instructions or with the SEP and CLP instructions.

2. Zero flag (Z)

This zero flag is set if the result of an arithmetic operation or data transfer is zero and reset if it is not. This flag can be set and reset directly with the SEP and CLP instructions.

3. Interrupt disable flag (I)

When the interrupt disable flag is set to "1", all interrupts except watchdog timer, DBC, and software interrupt are disabled. This flag is set to "1" automatically when there is an interrupt. It can be set and reset directly with the SEI and CLI instructions or SEP and CLP instructions.

4. Decimal mode flag (D)

The decimal mode flag determines whether addition and subtraction are performed as binary or decimal. Binary arithmetic is performed when this flag is "0". If it is "1", decimal arithmetic is performed with each word treated as two or four digit decimal. Arithmetic operation is performed using four digits when the data length flag m is "0" and with two digits when it is "1". (Decimal operation is possible only with the ADC and SBC instructions.) This flag can be set and reset with the SEP and CLP instructions.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

5. Index register length flag (x)

The index register length flag determines whether index register X and index register Y are used as 16-bit registers or as 8-bit registers. The registers are used as 16-bit registers when flag x is "0" and as 8-bit registers when it is "1". This flag can be set and reset with the SEP and CLP instructions.

6. Data length flag (m)

The data length flag determines whether the data length is 16-bit or 8-bit. The data length is 16-bit when flag m is "0" and 8-bit when it is "1". This flag can be set and reset with the SEM and CLM instructions or with the SEP and CLP instructions.

7. Overflow flag (V)

The overflow flag has meaning when addition or subtraction is performed a word as signed binary number. When the data length flag m is "0", the overflow flag is set when the result of addition or subtraction is outside the range between -32768 and +32767. When the data length flag m is "1", the overflow flag is set when the result of addition or subtraction is outside the range between -128 and +127. It is reset in all other cases. The overflow flag can also be set and reset directly with the SEP, and CLV or CLP instructions.

8. Negative flag (N)

The negative flag is set when the result of arithmetic operation or data transfer is negative (If data length flag m is "0", when data bit 15 is "1". If data length flag m is "1", when data bit 7 is "1".) It is reset in all other cases. It can also be set and reset with the SEP and CLP instructions.

9. Processor interrupt priority level (IPL)

The processor interrupt priority level (IPL) consists of 3 bits and determines the priority of processor interrupts from level 0 to level 7. Interrupt is enabled when the interrupt priority of the device requesting interrupt (set using the interrupt control register) is higher than the processor interrupt priority. When interrupt is enabled, the current processor interrupt priority level is saved in a stack and the processor interrupt priority level is replaced by the interrupt priority level of the device requesting the interrupt. Refer to the section on interrupts for more details.

BUS INTERFACE UNIT

The CPU operates on an internal clock frequency which is obtained by dividing the external clock frequency f(XIN) by two. This frequency is twice the bus cycle frequency. In order to speed-up processing, a bus interface unit is used to pre-fetch instructions when the data bus is idle. The bus interface unit synchronizes the CPU and the bus and pre-fetches instructions. Figure 4 shows the relationship between the CPU and the bus interface unit. The bus interface unit has a program address register, a 3-byte instruction queue buffer, a data address register, and a 2-byte data buffer. The bus interface unit obtains an instruction code from memory and stores it in the instruction queue buffer, obtains data from memory and stores it in the data buffer, or writes the data from the data buffer to the memory.




Fig. 4 Relationship between the CPU and the bus interface unit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

The bus interface unit operates using one of the waveforms (1) to (6) shown in Figure 5. The standard waveforms are (1) and (2).

The ALE signal is used to latch only the address signal from the

The ALE signal is used to latch only the address signal from the multiplexed signal containing data and address.

The \bar{E} signal becomes "L" when the bus interface unit reads an instruction code or data from memory or when it writes data to memory. Whether to perform read or write is controlled by the R/\overline{W} signal. Read is performed when the R/\overline{W} signal is "H" state and write is performed when it is "L" state.

Waveform (1) in Figure 5 is used to access a single byte or two bytes simultaneously. To read or write two bytes simultaneously, the first address accessed must be even. Furthermore, when accessing an external memory area in memory expansion mode or microprocessor mode, set the bus width selection input pin BYTE to "L". (external data bus width to 16 bits) The internal memory area is always treated as 16-bit bus width regardless of BYTE.

When performing 16-bit data read or write, if the conditions for simultaneously accessing two bytes are not satisfied, waveform (2) is used to access each byte one by one.

However, when prefetching the instruction code, if the address of the instruction code is odd, waveform (1) is used, and only one byte is read in the instruction queue buffer.

The signals Ao and BHE in Figure 5 are used to control these cases: 1-byte read from even address, 1-byte read from odd address, 2-byte simultaneous read from even and odd addresses, 1-byte write to even address, 1-byte write to odd address, or 2-byte simultaneous write to even and odd addresses. The Ao signal that is the address bit 0 is "L" when an even number address is accessed. The BHE signal becomes "L" when an odd number address is accessed.

The bit 2 of processor mode register (address 5E16) is the wait bit. When this bit is set to "0", the "L" width of \bar{E} signal is 2 times as long when accessing an external memory area in memory expansion mode or microprocessor mode. However, the "L" width of \bar{E} signal is not extended when an internal memory area is accessed. When the wait bit is "1", the "L" width of \bar{E} signal is not extended for any access. Waveform (3) is an expansion of the "L" width of \bar{E} signal in waveform (1). Waveform (4), (5), and (6) are expansion of each "L" width of \bar{E} signal in waveform (2), first half of waveform (2), and the last half of waveform (2) respectively.

Instruction code read, data read, and data write are described below.




Fig. 5 Relationship between access method and signals A0 and BHE



Junced

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Instruction code read will be described first.

The CPU obtains instruction codes from the instruction queue buffer and executes them. The CPU notifies the bus interface unit that it is requesting an instruction code during an instruction code request cycle. If the requested instruction code is not yet stored in the instruction queue buffer, the bus interface unit halts the CPU until it can store more instructions than requested in the instruction queue buffer.

Even if there is no instruction code request from the CPU, the bus interface unit reads instruction codes from memory and stores them in the instruction queue buffer when the instruction queue buffer is empty or when only one instruction code is stored and the bus is idle on the next cycle.

This is referred to as instruction pre-fetching.

Normally, when reading an instruction code from memory, if the accessed address is even the next odd address is read together with the instruction code and stored in the instruction queue buffer. However, in memory expansion mode or microprocessor mode, if the bus width switching pin BYTE is "H", external data bus width is 8 bits and the address to be read is in external memory area is odd, only one byte is read and stored in the instruction queue buffer. Therefore, waveform (1) or (3) in Figure 5 is used for instruction code read.

Data read and write are described below.

The CPU notifies the bus interface unit when performing data read or write. At this time, the bus interface unit halts the CPU if the bus interface unit is already using the bus or if there is a request with higher priority. When data read or write is enabled, the bus interface unit uses one of the waveforms from (1) to (6) in Figure 5 to perform the operation.

During data read, the CPU waits until the entire data is stored in the data buffer. The bus interface unit sends the address received from the CPU to the address bus. Then it reads the memory when the $\bar{\rm E}$ signal is "L" and stores the result in the data buffer.

During data write, the CPU writes the data in the data buffer and the bus interface unit writes it to memory. Therefore, the CPU can proceed to the next step without waiting for write to complete. The bus interface unit sends the address received from the CPU to the address bus. Then when the E signal is "L", the bus interface unit sends the data in the data buffer to the data bus and writes it to memory.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

INTERRUPTS

Table 1 shows the interrupt types and the corresponding interrupt vector addresses. Reset is also treated as a type of interrupt and is discussed in this section, too. \overline{DBC} is an interrupt used during debugging.

Interrupts other than reset, \overline{DBC} , watchdog timer, zero divide, and BRK instruction all have interrupt control registers. Table 2 shows the addresses of the interrupt control registers and Figure 6 shows the bit configuration of the interrupt control register.

Use the SEB and CLB instructions when setting each interrupt control register.

The interrupt request bit is automatically cleared by the hardware during reset or when processing an interrupt.

Also, interrupt request bits other than $\overline{\text{DBC}}$ and watchdog timer can be cleared by software.

INT2 to INT0 are external interrupts and whether to cause an interrupt at the input level (level sense) or at the edge (edge sense) can be selected with the level sense/edge sense selection bit. Furthermore, the polarity of the interrupt input can be selected with polarity selection bit.

Timer and UART interrupts are described in the respective section. The priority of interrupts when multiple interrupts are caused simultaneously is partially fixed by hardware, but, it can also be adjusted by software as shown in Figure 7. The hardware priority is fixed the following:

reset > DBC > watchdog timer > other interrupts

Table 1. Interrupt types and the interrupt vector addresses

Interrupts	Vector addresses
A-D conversion	00FFD616 00FFD716
UART1 transmit	00FFD816 00FFD916
UART1 receive	00FFDA16 00FFDB16
UART0 transmit	00FFDC16 00FFDD16
UART0 receive	00FFDE16 00FFDF16
Timer B2	00FFE016 00FFE116
Timer B1	00FFE216 00FFE316
Timer B0	00FFE416 00FFE516
Timer A4	00FFE616 00FFE716
Timer A3	00FFE816 00FFE916
Timer A2	00FFEA16 00FFEB16
Timer A1	00FFEC16 00FFED16
Timer A0	00FFEE16 00FFEF16
INT2 external interrupt	00FFF016 00FFF116
INT1 external interrupt	00FFF216 00FFF316
INTo external interrupt	00FFF416 00FFF516
Watchdog timer	00FFF616 00FFF716
DBC (unusable)	00FFF816 00FFF916
Break instruction	00FFFA16 00FFFB16
Zero divide	00FFFC16 00FFFD16
Reset	00FFFE16 00FFFF16




Fig. 6 Interrupt control register configuration



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Table 2. Addresses of interrupt control registers

Interrupt control registers	Addresses
A-D conversion interrupt control register	00007016
UART0 transmit interrupt control register	00007116
UART0 receive interrupt control register	00007216
UART1 transmit interrupt control register	00007316
UART1 receive interrupt control register	00007416
Timer A0 interrupt control register	00007516
Timer A1 interrupt control register	00007616
Timer A2 interrupt control register	00007716
Timer A3 interrupt control register	00007816
Timer A4 interrupt control register	00007916
Timer B0 interrupt control register	00007A16
Timer B1 interrupt control register	00007B16
Timer B2 interrupt control register	00007C16
INTo interrupt control register	00007D16
INT1 interrupt control register	00007E16
INT2 interrupt control register	00007F16

Interrupts caused by a BRK instruction and when dividing by zero are software interrupts and are not included in this list.

Other interrupts previously mentioned are A-D converter, UART, Timer, INT interrupts. The priority of these interrupts can be changed by changing the priority level in the corresponding interrupt control register by software.

Figure 8 shows a diagram of the interrupt priority resolution circuit. When an interrupt is caused, the each interrupt device compares its own priority with the priority from above and if its own priority is higher, then it sends the priority below and requests the interrupt. If the priorities are the same, the one above has priority.

This comparison is repeated to select the interrupt with the highest priority among the interrupts that are being requested. Finally the selected interrupt is compared with the processor interrupt priority level (IPL) contained in the processor status register (PS) and the request is accepted if it is higher than IPL and the interrupt disable flag I is "0". The request is not accepted if flag I is "1". The reset, $\overline{\text{DBC}}$, and watchdog timer interrupts are not affected by the interrupt disable flag I.

When an interrupt is accepted, the contents of the processor status register (PS) is saved to the stack and the interrupt disable flag I is set to "1".

Furthermore, the interrupt request bit of the accepted interrupt is cleared to "0" and the processor interrupt priority level (IPL) in the processor status register (PS) is replaced by the priority level of the accepted interrupt.

Therefore, multi-level priority interrupts are possible by resetting the interrupt disable flag I to "0" and enable further interrupts.

For reset, \overline{DBC} , watchdog timer, zero divide, and BRK instruction interrupts, which do not have an interrupt control register, the processor interrupt level (IPL) is set as shown in Table 3.

Priority resolution is performed by latching the interrupt request bit and interrupt priority level so that they do not change. They are sampled at the first half and latched at the last half of the operation code fetch cycle.

Because priority resolution takes some time, no sampling pulse is generated for a certain interval even if it is the next operation code fetch cycle.




Fig. 7 Interrupt priority




Fig. 8 Interrupt priority resolution

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

As shown in Figure 9, there are three different interrupt priority resolution time from which one is selected by software. After the selected time has elapsed, the highest priority is determined and is processed after the currently executing instruction has been completed.

The time is selected with bits 4 and 5 of the processor mode register (address 5E16) shown in Figure 10. Table 4 shows the relationship between these bits and the number of cycles. After a reset, the processor mode register is initialized to "0016" and therefore, the longest time is selected.

However, the shortest time should be selected by software.

Table 3. Value set in processor interrupt level (IPL) during an interrupt

Interrupt types	Setting value	
Reset	0	
DBC	7	
Watchdog timer	7	
Zero divide	Not change value of IPL.	
BRK instruction	Not change value of IPL.	

Table 4. Relationship between priority level resolution time selection bit and number of cycles

Priority level resolution time selection bit		Number of cycles
Bit 5	Bit 4	
0	0	7 cycles of φ
0	1	4 cycles of φ
1	0	2 cycles of \$\phi\$

φ: internal clock




Fig. 9 Interrupt priority resolution time




Fig. 10 Processor mode register configuration



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

TIMER

There are eight 16-bit timers. They are divided by type into timer A (5) and timer B (3).

The timer I/O pins are shared with I/O pins for port P5 and P6. To use these pins as timer input pins, the data direction register bit corresponding to the pin must be cleared to "0" to specify input mode.

TIMER A

Figure 11 shows a block diagram of timer A.

Timer A has four modes; timer mode, event counter mode, one-shot pulse mode, and pulse width modulation mode. The mode is selected with bits 0 and 1 of the timer Ai mode register (i = 0 to 4). Each of these modes is described below.

(1) Timer mode [00]

Figure 12 shows the bit configuration of the timer Ai mode register during timer mode. Bits 0, 1, and 5 of the timer Ai mode register must always be "0" in timer mode.

Bit 3 is ignored if bit 4 is "0".

Bits 6 and 7 are used to select the timer counter source.

The counting of the selected clock starts when the count start flag is "1" and stops when it is "0".

Figure 13 shows the bit configuration of the count start flag. The counter is decremented, an interrupt is caused and the interrupt request bit in the timer Ai interrupt control register is set when the contents becomes 000016. At the same time, the contents of the reload register is transferred to the counter and count is continued.




Fig. 11 Block diagram of timer A

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

When bit 2 of the timer Ai mode register is "1", the output is generated from TAiouT pin. The output is toggled each time the contents of the counter reaches to 000016. When the contents of the count start flag is "0", "L" is output from TAiouT pin.

When bit 2 is "0", TAIOUT can be used as a normal port pin. When bit 4 is "0", TAIIN can be used as a normal port pin. When bit 4 is "1", counting is performed only while the input signal from the TAIIN pin is "H" or "L" as shown in Figure 14. Therefore, this can be used to measure the pulse width of the TAIIN input signal. Whether to count while the input signal is "H" or while it is "L" is determined by bit 3. If bit 3 is "1", counting is performed while the TAIIN pin input signal is "H" and if bit 3 is "0", counting is performed

while it is "L".

Note that the duration of "H" or "L" on the TAilN pin must be two or more cycles of the timer count source.

When data is written to timer Ai register with timer Ai halted, the same data is also written to the reload register and the counter. When data is written to timer Ai which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload timer. The contents of the counter can be read at any time.

When the value set in the timer Ai register is n, the timer frequency dividing ratio is 1/(n + 1).




Fig. 12 Timer Ai mode register bit configuration during timer mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER




Fig. 13 Count start flag bit configuration




Fig. 14 Count waveform when gate function is available

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

(2) Event counter mode [01]

Figure 15 shows the bit configuration of the timer Ai mode register during event counter mode. In event counter mode, the bit 0 of the timer Ai mode register must be "1" and bit 1 and 5 must be "0".

The input signal from the TAilN pin is counted when the count start flag shown in Figure 13 is "1" and counting is stopped when it is "0".

Count is performed at the fall of the input signal when bit 3 is "0" and at the rise of the signal when it is "1".

In event counter mode, whether to increment or decrement the count can be selected with the up-down flag or the input signal from the TAioUT pin.

When bit 4 of the timer Ai mode register is "0", the up-down flag is used to determine whether to increment or decrement the count (decrement when the flag is "0" and increment when it is "1"). Figure 16 shows the bit configuration of the up-down flag.

When bit 4 of the timer Ai mode register is "1", the input signal from the TAiouT pin is used to determine whether to increment or decrement the count. However, note that bit 2 must be "0" if bit 4 is "1" because if bit 2 is "1", TAiouT pin becomes an output pin with pulse output.

The count is decremented when the input signal from the TAiout pin is "L" and incremented when it is "H". Determine the level of the input signal from the TAiout pin before valid edge is input to the TAin pin.

An interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set when the counter reaches 000016 (decrement count) or FFFF16 (increment count). At the same time, the contents of the reload register is transferred to the counter and the count is continued.

When bit 2 is "1" and the counter reaches 000016 (decrement count) or FFFF16 (increment count), the waveform reversing polarity is output from TAioUT pin.

If bit 2 is "0", TAIOUT pin can be used as a normal port pin. However, if bit 4 is "1" and the TAIOUT pin is used as an output pin, the output from the pin changes the count direction. Therefore, bit 4 should be "0" unless the output from the TAIOUT pin is to be used to select the count direction.




Fig. 15 Timer Ai mode register bit configuration during event counter mode




Fig. 16 Up-down flag bit configuration



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Data write and data read are performed in the same way as for timer mode. That is, when data is written to timer Ai halted, it is also written to the reload register and the counter. When data is written to timer Ai which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time. The counter can be read at any time.

In event counter mode, whether to increment or decrement the counter can also be determined by supplying two-phase pulse input with phase shifted by 90° to timer A2, A3, or A4. There are two types of two-phase pulse processing operations. One uses timers A2 and A3, and the other uses timer A4. In either processing operation, two-phase pulse is input in the same way, that is, pulses out of phase by 90° are input at the TAjouT (j = 2 to 4) pin and TAjiN pin.

When timers A2 and A3 are used, as shown in Figure 17, the count is incremented when a rising edge is input to the TAkıN pin after the level of TAkout (k = 2, 3) pin changes from "L" to "H", and when the falling edge is inserted, the count is decremented.

For timer A4, as shown in Figure 18, when a phase related pulse with a rising edge input to the TA4IN pin is input after the level of TA4OUT pin changes from "L" to "H", the count is incremented at the respective rising edge and falling edge of the TA4OUT pin and TA4IN pin.

When a phase related pulse with a falling edge input to the TA4out pin is input after the level of TA4in pin changes from "H" to "L", the count is decremented at the respective rising edge and falling edge of the TA4in pin and TA4out pin. When performing this two-phase pulse signal processing, timer Aj mode register bit 0 and bit 4 must be set to "1" and bits 1, 2, 3, and 5 must be "0".

Bits 6 and 7 are ignored. Note that bits 5, 6, and 7 of the up-down flag register (4416) are the two-phase pulse signal processing selection bit for timer A2, A3, and A4 respectively. Each timer operates in normal event counter mode when the corresponding bit is "0" and performs two-phase pulse signal processing when it is "1".

Count is started by setting the count start flag to "1". Data write and read are performed in the same way as for normal event counter mode. Note that the direction register of the input port must be set to input mode because two-phase pulse signal is input. Also, there can be no pulse output in this mode.




Fig. 19 Timer Aj mode register bit configuration when performing two-phase pulse signal processing in event counter mode




Fig. 17 Two-phase pulse processing operation of timer A2 and timer A3




Fig. 18 Two-phase pulse processing operation of timer A4



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

(3) One-shot pulse mode [10]

Figure 20 shows the bit configuration of the timer Ai mode register during one-shot pulse mode. In one-shot pulse mode, bit 0 and bit 5 must be "0" and bit 1 and bit 2 must be "1".

The trigger is enabled when the count start flag is "1". The trigger can be generated by software or it can be input from the TAiIN pin. Software trigger is selected when bit 4 is "0" and the input signal from the TAIIN pin is used as the trigger when it is "1".

Bit 3 is used to determine whether to trigger at the fall of the trigger signal or at the rise. The trigger is at the fall of the trigger signal when bit 3 is "0" and at the rise of the trigger signal when it is "1".

Software trigger is generated by setting the bit in the one-shot start flag corresponding to each timer.

Figure 21 shows the bit configuration of the one-shot start flag. As shown in Figure 22, when a trigger signal is received, the counter counts the clock selected by bits 6 and 7.

If the contents of the counter is not 000016, the TAiOUT pin goes "H" when a trigger signal is received. The count direction is decrement.

When the counter reaches 000116, The TAiouT pin goes "L" and count is stopped. The contents of the reload register is transferred to the counter. At the same time, and interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set. This is repeated each time a trigger signal is received. The output pulse width is

_____1 pulse frequency of the selected clock

X (counter's value at the time of trigger).

If the count start flag is "0", TAiouT goes "L". Therefore, the value corresponding to the desired pulse width must be written to timer Ai before setting the timer Ai count start flag.

As shown in Figure 23, a trigger signal can be received before the operation for the previous trigger signal is completed. In this case, the contents of the reload register is transferred to the counter by the trigger and then that value is decremented.

Except when retriggering while operating, the contents of the reload register is not transferred to the counter by triggering.

When retriggering, there must be at least one timer count source cycle before a new trigger can be issued.

Data write is performed to the same way as for timer mode. When data is written in timer Ai halted, it is also written to the reload register and the counter.

When data is written to timer Ai which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time. Undefined data is read when timer Ai is read.




Fig. 20 Timer Ai mode register bit configuration during oneshot pulse mode




Fig. 21 One-shot start flag bit configuration



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER




Fig. 22 Pulse output example when external rising edge is selected




Fig. 23 Example when trigger is re-issued during pulse output

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

(4) Pulse width modulation mode [11]

Figure 24 shows the bit configuration of the timer Ai mode register during pulse width modulation mode. In pulse width modulation mode, bits 0, 1, and 2 must be set to "1". Bit 5 is used to determine whether to perform 16-bit length pulse width modulator or 8-bit length pulse width modulator. 16-bit length pulse width modulator is performed when bit 5 is "0" and 8-bit length pulse width modulator is performed when it is "1". The 16-bit length pulse width modulator is described first.

The pulse width modulator can be started with a software trigger or with an input signal from a TAIN pin (external trigger).

The software trigger mode is selected when bit 4 is "0". Pulse width modulator is started and pulse is output from TAiouT when the timer Ai start flag is set to "1".

The external trigger mode is selected when bit 4 is "1". Pulse width modulator starts when a trigger signal is input from the TAiIN pin when the timer Ai start flag is "1". Whether to trigger at the fall or rise of the trigger signal is determined by bit 3. The trigger is at the fall of the trigger signal when bit 3 is "0" and at the rise when it is "1".

When data is written to timer Ai with the pulse width modulator halted, it is written to the reload register and the counter.

Then when the timer Ai start flag is set to "1" and a software trigger or an external trigger is issued to start modulation, the waveform shown in Figure 25 is output continuously. Once modulation is started, triggers are not accepted. If the value in the reload register is m, the duration "H" of pulse is

$$\frac{1}{\text{selected clock frequency}} \times \text{m}$$
 and the output pulse period is
$$\frac{1}{\text{selected clock frequency}} \times (2^{16} - 1).$$

An interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set at each fall of the output pulse.

The width of the output pulse is changed by updating timer data. The update can be performed at any time. The output pulse width is changed at the rise of the pulse after data is written to the timer. The contents of the reload register are transferred to the counter just before the rise of the next pulse so that the pulse width is changed from the next output pulse.

Undefined data is read when timer Ai is read.

The 8-bit length pulse width modulator is described next.

The 8-bit length pulse width modulator is selected when the timer $\rm Ai\ mode\ register\ bit\ 5\ is\ "1".$

The reload register and the counter are both divided into 8-bit halves.

The low order 8 bits function as a prescaler and the high order 8 bits function as the 8-bit length pulse width modulator. The prescaler counts the clock selected by bits 6 and 7. A pulse is generated when the counter reaches 000016 as shown in Figure 26. At the same time, the contents of the reload register is transferred to the counter and count is continued.




Fig. 24 Timer Ai mode register bit configuration during pulse width modulation mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Therefore, if the low order 8-bit of the reload register is n, the period of the generated pulse is

$$\frac{1}{\text{selected clock frequency}} \times (n+1).$$

The high order 8-bit function as an 8-bit length pulse width modulator using this pulse as input. The operation is the same as for 16-bit length pulse width modulator except that the length is 8 bits.

If the high order 8-bit of the reload register is m, the duration "H" of pulse is

$$\frac{1}{\text{selected clock frequency}} \times (n+1) \times m.$$

And the output pulse period is

$$\frac{1}{\text{selected clock frequency}} \times (n+1) \times (2^8-1).$$




Fig. 25 16-bit length pulse width modulator output pulse example




Fig. 26 8-bit length pulse width modulator output pulse example

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

TIMER B

Figure 27 shows a block diagram of timer B.

Timer B has three modes; timer mode, event counter mode, and pulse period measurement/pulse width measurement mode. The mode is selected with bits 0 and 1 of the timer Bi mode register (i = 0 to 2). Each of these modes is described below.

(1) Timer mode [00]

Figure 28 shows the bit configuration of the timer Bi mode register during timer mode. Bits 0, and 1 of the timer Bi mode register must always be "0" in timer mode.

Bits 6 and 7 are used to select the clock source. The counting of the selected clock starts when the count start flag is "1" and stops when "0"

As shown in Figure 13, the timer Bi count start flag is at the same address as the timer Ai count start flag. The count is decremented, an interrupt occurs, and the interrupt request bit in the timer Bi interrupt control register is set when the contents becomes 000016. At the same time, the contents of the reload register is stored in the counter and count is continued.

Timer Bi does not have a pulse output function or a gate function like timer A.

When data is written to timer Bi halted, it is written to the reload register and the counter. When data is written to timer Bi which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time. The contents of the counter can be read at any time.




Fig. 27 Timer B block diagram



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

(2) Event counter mode [01]

Figure 29 shows the bit configuration of the timer Bi mode register during event counter mode. In event counter mode, the bit 0 in the timer Bi mode register must be "1" and bit 1 must be "0".

The input signal from the TBiIN pin is counted when the count start flag is "1" and counting is stopped when it is "0". Count is performed at the fall of the input signal when bits 2, and 3 are "0" and at the rise of the input signal when bit 3 is "0" and bit 2 is "1".

When bit 3 is "1" and bit 2 is "0", count is performed at the rise and fall of the input signal.

Data write, data read and timer interrupt are performed in the same way as for timer mode.

(3) Pulse period measurement/pulse width measurement mode [10]

Figure 30 shows the bit configuration of the timer Bi mode register during pulse period measurement/pulse width measurement mode.

In pulse period measurement/pulse width measurement mode, bit 0 must be "0" and bit 1 must be "1". Bits 6 and 7 are used to select the clock source. The selected clock is counted when the count start flag is "1" and counting stops when it is "0".

The pulse period measurement mode is selected when bit 3 is "0". In pulse period measurement mode, the selected clock is counted during the interval starting at the fall of the input signal from the TBiin pin to the next fall or at the rise of the input signal to the next rise and the result is stored in the reload register. In this case, the reload register acts as a buffer register.

When bit 2 is "0", the clock is counted from the fall of the input signal to the next fall. When bit 2 is "1", the clock is counted from the rise of the input signal to the next rise.

In the case of counting from the fall of the input signal to the next fall, counting is performed as follows. As shown in Figure 31, when the fall of the input signal from TBiIN pin is detected, the contents of the counter is transferred to the reload register. Next the counter is cleared and count is started from the next clock. When the fall of the next input signal is detected, the contents of the counter is transferred to the reload register once more, the counter is cleared, and the count is started. The period from the fall of the input signal to the next fall is measured in this way.




Fig. 28 Timer Bi mode register bit configuration during timer




Fig. 29 Timer Bi mode register bit configuration during event counter mode




Fig. 30 Timer Bi mode register bit configuration during pulse period measurement/pulse width measurement mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

After the contents of the counter is transferred to the reload register, an interrupt request signal is generated and the interrupt request bit in the timer Bi interrupt control register is set. However, no interrupt request signal is generated when the contents of the counter is transferred first time to the reload register after the count start flag is set to "1".

When bit 3 is "1", the pulse width measurement mode is selected. Pulse width measurement mode is similar to pulse period measurement mode except that the clock is counted from the fall of the TBIIN pin input signal to the next rise or from the rise of the input

signal to the next fall as shown in Figure 32.

When timer Bi is read, the contents of the reload register is read. Note that in this mode, the interval between the fall of the TBiIN pin input signal to the next rise or from the rise to the next fall must be at least two cycles of the timer count source.

Timer Bi overflow flag which is bit 5 of time Bi mode register is set to "1" when the timer Bi counter reaches 000016.

This flag is cleared by writing to corresponding timer Bi mode register. This bit is set to "1" at reset.




Fig. 31 Pulse period measurement mode operation (example of measuring the interval between the falling edge to next falling one)




Fig. 32 Pulse width measurement mode operation



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

SERIAL I/O PORTS

Two independent serial I/O ports are provided. Figure 33 shows a block diagram of the serial I/O ports.

Bits 0, 1, and 2 of the UARTi (i = 0, 1) Transmit/Receive mode register shown in Figure 34 are used to determine whether to use port P8 as parallel port, clock synchronous serial I/O port, or asynchro-

nous (UART) serial I/O port using start and stop bits.

Figures 35 and 36 show the connections of receiver/transmitter according to the mode.

Figure 37 shows the bit configuration of the UARTi transmit/receive control register.

Each communication method is described below.




Fig. 33 Serial I/O port block diagram




Fig. 34 UART i Transmit/ Receive mode register bit configuration



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER




Fig. 35 Receiver block diagram




Fig. 36 Transmitter block diagram




Fig. 37 UARTi Transmit/Receive control register bit configuration



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

CLOCK SYNCHRONOUS SERIAL COMMUNICATION

A case where communication is performed between two clock synchronous serial I/O ports as shown in Figure 38 will be described. (The transmission side will be denoted by subscript j and the receiving side will be denoted by subscript k.)

Bit 0 of the UARTj transmit/receive mode register and UARTk transmit/receive mode register must be set to "1" and bits 1 and 2 must be "0". The length of the transmission data is fixed at 8 bits. Bit 3 of the UARTj transmit/receive mode register of the clock sending side is cleared to "0" to select the internal clock. Bit 3 of the UARTk transmit/receive mode register of the clock receiving side is set to "1" to select the external clock. Bits 4, 5 and 6 are ignored in-clock synchronous mode. Bit 7 must always be "0".

The clock source is selected by bit 0 (CS₀) and bit 1 (CS₁) of the clock sending side UARTj transmit/receive control register 0. As shown in Figure 33, the selected clock is divided by (n +1), then by 2, passed through a transmission control circuit, and output as transmission clock CLKj. Therefore, when the selected clock is fi,

Bit Rate =
$$fi/\{(n+1) \times 2\}$$

On the clock receiving side, the CSo and CS1 bits of the UARTk transmit/receive control register 0 are ignored because an external clock is selected.

The bit 2 of the clock sending side UARTj transmit/receive control register 0 is clear to "0" to select $\overline{\text{CTSj}}$ input. The bit 2 of the clock receiving side is set to "1" to select $\overline{\text{RTSk}}$ output. $\overline{\text{CTS}}$, and $\overline{\text{RTS}}$ signals are described later.

Transmission

Transmission is started when the bit 0 (TEj flag) of UARTj transmit/receive control register 1 is "1", bit 1 (Tlj flag) of one is "0", and CTSj input is "L". As shown in Figure 39, data is output from TxDj pin when transmission clock CLKj changes from "H" to "L". The data is output from the least significant bit.

The TIj flag indicates whether the transmission buffer register is empty or not. It is cleared to "0" when data is written in the transmission buffer register and set to "1" when the contents of the transmission buffer register is transferred to the transmission register.

When the transmission register becomes empty after the contents has been transmitted, data is transferred automatically from the transmission buffer register to the transmission register if the next transmission start condition is satisfied. If the bit 2 of UARTj transmit/receive control register 0 is "1", $\overline{\text{CTS}}$ input is ignored and transmission start is controlled only by the TEj flag and TIj flag. Once transmission has started, the TEj flag, TIj flag, and $\overline{\text{CTS}}$ signals are ignored until data transmission completes. Therefore, transmission is not interrupt when $\overline{\text{CTS}}$ input is changed to "H" during transmission.

The transmission start condition indicated by TEj flag, Tlj flag, and CTSj is checked while the TENDj signal shown in Figure 39 is "H". Therefore, data can be transmitted continuously if the next transmission data is written in the transmission buffer register and Tlj flag is cleared to "0" before the TENDj signal goes "H".

The bit 3 (TxEPTYj flag) of UARTj transmit/receive control register 0 changes to "1" at the next cycle after the TENDj signal goes "H" and changes to "0" when transmission starts. Therefore, this flag can be used to determine whether data transmission has completed.

When the TIj flag changes from "0" to "1", the interrupt request bit in the UARTj transmission interrupt control register is set to "1".

Receive

Receive starts when the bit 2 (REk flag) of UARTk transmit/receive control register 1 is set to "1".

The RTSk output is "H" when the REk flag is "0" and goes "L" when the REk flag changed to "1". It goes back to "H" when receive starts. Therefore, the RTSk output can be used to determine whether the receive register is ready to receive. It is ready when RTSk output is "L".

The data from the RxDk pin is retrieved and the contents of the receive register is shifted by 1 bit each time the transmission clock CLKj changes from "L" to "H". When an 8-bit data is received, the contents of the receive register is transferred to the receive buffer register and the bit 3 (Rlk flag) of UARTk transmit/receive control register 1 is set to "1". In other words, the setting of the Rlk flag indicates that the receive buffer register contains the received data. At this point, RTSj output goes "L" to indicate that the next data can be received. When the Rlk flag changes from "0" to "1", the interrupt request bit in the UARTk receive interrupt control register is set to "1". Bit 4 (OERk flag) of UARTk transmit/receive control register is set to "1" when the next data is transferred from the receive register to the receive buffer register while Rlk flag is "1", and indicates that the next data was transferred to the receive register before the contents of the receive buffer register was read.

RIk and OERk flags are cleared automatically to "0" when the low-order byte of the receive buffer register is read. The OERk flag is also cleared when the REk flag is cleared. Bit 5 (FERk flag), bit 6 (PERk flag), and bit 7 (SUMk flag) are ignored in clock synchronous mode.

As shown in Figure 33, with clock synchronous serial communication, data cannot be received unless the transmitter is operating because the receive clock is created from the transmission clock. Therefore, the transmitter must be operating even when there is no data to be sent from UARTk to UARTj.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER




Fig. 38 Clock synchronous serial communication




Fig. 39 Clock synchronous serial I/O timing



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

ASYNCHRONOUS SERIAL COMMUNICATION

Asynchronous serial communication can be performed using 7-, 8-, or 9-bit length data. The operation is the same for all data lengths. The following is the description for 8-bit asynchronous communication.

With 8-bit asynchronous communication, the bit 0 of UARTi transmit/receive mode register is "1", the bit 1 is "0", and the bit 2 is "1". Bit 3 is used to select an internal clock or an external clock. If bit 3 is "0", an internal clock is selected and if bit 3 is "1", then external clock is selected. If an internal clock is selected, the bit 0 (CSo) and bit 1 (CS1) of UARTi transmit/receive control register 0 are used to select the clock source. When an internal clock is selected for asynchronous serial communication, the CLKi pin can be used as a normal I/O pin.

The selected internal or external clock is divided by (n +1), then by 16, and passed through a control circuit to create the UART transmission clock or UART receive clock.

Therefore, the transmission speed can be changed by changing the contents n of the bit rate generator. If the selected clock is an internal clock fi or an external clock fEXT,

Bit Rate =
$$(fi \text{ or } fEXT) / \{(n + 1) \times 16\}$$

Bit 4 is the stop bit length selection bit to select 1 stop bit or 2 stop bits

The bit 5 is a selection bit of odd parity or even parity.

In the odd parity mode, the parity bit is adjusted so that the sum of the 1's in the data and parity bit is always odd.

In the even parity mode, the parity bit is adjusted so that the sum of the 1's in the data and parity bit is always even.




Fig. 40 Transmit timing example when 8-bit asynchronous communication with parity and 1 stop bit is selected




Fig. 41 Transmit timing example when 9-bit asynchronous communication with no parity and 2 stop bits is selected



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Bit 6 is the parity bit selection bit which indicates whether to add parity bit or not.

Bits 4 to 6 should be set or reset according to the data format of the communicating devices.

Bit 7 is the sleep selection bit. The sleep mode is described later. The UARTi transmit/receive control register 0 bit 2 is used to determine whether to use $\overline{\text{CTSi}}$ input or $\overline{\text{RTSi}}$ output.

CTSi input is used if bit 2 is "0" and RTSi output is used if bit 2 is "1".

If $\overline{\text{CTS}}$ i input is selected, the user can control whether to stop or start transmission by external $\overline{\text{CTS}}$ i input. $\overline{\text{RTS}}$ i will be described later

Transmission

Transmission is started when the bit 0 (TEi flag) of UARTi transmit/receive control register 1 is "1", the bit 1 (Tli flag) is "0", and $\overline{\text{CTSi}}$ input is "L" if $\overline{\text{CTSi}}$ input is selected. As shown in Figure 40 and 41, data is output from the TxDi pin with the stop bit and parity bit specified by the bits 4 to 6 of UARTi transmit/receive mode register. The data is output from the least significant bit.

The TIi flag indicates whether the transmission buffer is empty or not. It is cleared to "0" when data is written in the transmission buffer and set to "1" when the contents of the transmission buffer register is transferred to the transmission register.

When the transmission register becomes empty after the contents has been transmitted, data is transferred automatically form the transmission buffer register to the transmission register if the next transmission start condition is satisfied.

Once transmission has started, the TEi flag, Tli flag, and $\overline{\text{CTS}}$ i signal (if $\overline{\text{CTS}}$ i input is selected) are ignored until data transmission is completed.

Therefore, transmission does not stop until it completes even if the TEi flag is cleared during transmission.

The transmission start condition indicated by TEi flag, Tli flag, and CTSi is checked while the TENDi signal shown in Figure 40 is "H". Therefore, data can be transmitted continuously if the next transmission data is written in the transmission buffer register and Tli flag is cleared to 0 before the TENDi signal goes "H".

The bit 3 (TxEPTYi flag) of UARTi transmit/receive control register 0 changes to "1" at the next cycle after the TENDi signal goes "H" and changes to "0" when transmission starts. Therefore, this flag can be used to determine whether data transmission is completed. When the Tli flag changes from "0" to "1", the interrupt request bit in the UARTi transmission interrupt control register is set to "1".

Receive

Receive is enabled when the bit 2 (REi flag) of UARTi transmit/receive control register 1 is set. As shown in Figure 42, the frequency divider circuit at the receiving end begin to work when a start bit is arrived and the data is received.




Fig. 42 Receive timing example when 8-bit asynchronous communication with no parity and 1 stop bit is selected.



ounced

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

If \overline{RTS} i output is selected by setting the bit 2 of UARTi transmit/receive control register 0 to "1", the \overline{RTS} i output is "H" when the REi flag is "0". When the REi flag changes to "1", the \overline{RTS} i output goes "L" to indicate receive ready and returns to "H" once receive has started. In other words, \overline{RTS} i output can be used to determine externally whether the receive register is ready to receive.

The entire transmission data bits are received when the start bit passes the final bit of the receive block shown in Figure 35. At this point, the contents of the receive register is transferred to the receive buffer register and the bit 3 of UARTi transmit/receive control register 1 is set. In other words, the Rli flag indicates that the receive buffer register contains data when it is set. If $\overline{\text{RTSi}}$ output is selected, $\overline{\text{RTSi}}$ output goes "L" to indicate that the register is ready to receive the next data.

The interrupt request bit in the UARTi receive interrupt control register is set when the Rli flag changes from "0" to "1".

The bit 4 (OERi flag) of UARTi transmission control register 1 is set when the next data is transferred from the receive register to the receive buffer register while the Rli flag is "1". In other words when an overrun error occurs. If the OERi flag is "1", it indicates that the next data has been transferred to the receive buffer register before the contents of the receive buffer register has been read.

Bit 5 (FERi flag) is set when the number of stop bits is less than required (framing error).

Bit 6 (PERi flag) is set when a parity error occurs.

Bit 7 (SUMi flag) is set when either the OERi flag, FERi flag, or the PERi flag is set. Therefore, the SUMi flag can be used to determine whether there is an error.

The setting of the RIi flag, OERi flag, FERi flag, and the PERi flag is performed while transferring the contents of the receive register to the receive buffer register. The RIi OERi, FERi, PERi, and SUMi flags are cleared when the low order byte of the receive buffer register is read or when the REi flag is cleared.

Sleep mode

The sleep mode is used to communicate only between certain microcomputers when multiple microcomputers are connected through serial I/O.

The sleep mode is entered when the bit 7 of UARTi transmit/receive mode register is set.

The operation of the sleep mode for an 8-bit asynchronous communication is described below.

When sleep mode is selected, the contents of the receive register is not transferred to the receive buffer register if bit 7 (bit 6 if 7-bit asynchronous communication and bit 8 if 9-bit asychronous communication) of the received data is "0". Also the Rli, OERi, FERi, PERi, and the SUMi flag are unchanged. Therefore, the interrupt request bit of the UARTi receive interrupt control register is also unchanged.

Normal receive operation takes place when bit 7 of the received data is "1".

The following is an example of how the sleep mode can be used. The main microcomputer first sends data with bit 7 set to "1" and bits 0 to 6 set to the address of the subordinate microcomputer which wants to communicate with. Then all subordinate microcom-

puters receive the same data. Each subordinate microcomputer checks the received data, clears the sleep bit if bits 0 to 6 are its own address and sets the sleep bit if not. Next the main microcomputer sends data with bit 7 cleared. Then the microcomputer with the sleep bit cleared will receive the data, but the microcomputer with the sleep bit set will not. In this way, the main microcomputer is able to communicate with only the designated microcomputer.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

A-D CONVERTER

The A-D converter is an 8-bit successive approximation converter. Figure 43 shows a block diagram of the A-D converter and Figure 44 shows the bit configuration of the A-D control register. The frequency of the A-D converter operating clock ϕ AD is selected by the bit 7 of the A-D control register. When bit 7 is "0", ϕ AD is the clock frequency divided by 8. That is, ϕ AD = f(XIN)/8. When bit 7 is "1", ϕ AD is the clock frequency divided by 4 and ϕ AD is = f(XIN)/4. The ϕ AD during A-D conversion must be 250 kHz minimum because the comparator consists of a capacity coupling amplifier.

The operating mode is selected by the bits 3 and 4 of A-D control register. The available operating modes are one-shot, repeat, single sweep, and repeat sweep.

The bit of data direction register bit corresponding to the A-D converter pin must be "0" (input mode) because the analog input port is shared with port P7.

The operation of each mode is described below.




Fig 44 A-D control register bit configuration




Fig 43 A-D converter block diagram



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

(1) One-shot mode [00]

The A-D conversion pins are selected with the bit 0 to 2 of A-D control register. A-D conversion can be started by a software trigger or by an external trigger.

A software trigger is selected when the bit 5 of A-D control register is "0" and an external trigger is selected when it is "1".

When a software trigger is selected, A-D conversion is started when bit 6 (A-D conversion start flag) is set. A-D conversion ends after 57 \$\phiAD\$ cycles and an interrupt request bit is set in the A-D conversion interrupt control register. At the same time, A-D control register bit 6 (A-D conversion start flag) is cleared and A-D conversion stops. The result of A-D conversion is stored in the A-D register corresponding to the selected pin.

If an external trigger is selected, A-D conversion starts when the A-D conversion start flag is "1" and the $\overline{\text{ADTRG}}$ input changes from "H" to "L". In this case, the pins that can be used for A-D conversion are ANo to AN6 because the $\overline{\text{ADTRG}}$ pin is shared with the analog voltage input pin AN7. The operation is the same as with software trigger except that the A-D conversion start flag is not cleared after A-D conversion and a retrigger can be available during A-D conversion.

(2) Repeat mode [01]

The operation of this mode is the same as the operation of one-shot mode except that when A-D conversion of the selected pin is complete and the result is stored in the A-D register, conversion does not stop, but is repeated. Also, no interrupt request is issued in this mode. Furthermore, if software trigger is selected, the A-D conversion start flag is not cleared. The contents of the A-D register can be read at any time.

(3) Single sweep mode [10]

In the sweep mode, the number of analog input pins to be swept can be selected. Analog input pins are selected by bits 1 and 0 of the A-D sweep pin selection register (1F16 address) shown in Figure 45. Two pins, four pins, six pins, or eight pins can be selected as analog input pins, depending on the contents of these bits.

A-D conversion is performed only for selected input pins. After A-D conversion is performed for input of ANo pin, the conversion result is stored in A-D register 0, and in the same way, A-D conversion is performed for selected pins one after another. After A-D conversion is performed for all selected pins, the sweep is stopped.

A-D conversion can be started with a software trigger or with an external trigger input. A software trigger is selected when bit 5 is "0" and an external trigger is selected when it is "1".

When a software trigger is selected, A-D conversion is started when A-D control register bit 6 (A-D conversion start flag) is set. When A-D conversion of all selected pins end, an interrupt request bit is set in the A-D conversion interrupt control register. At the same time, A-D control register bit 6 (A-D conversion start flag) is cleared and A-D conversion stops.

When an external trigger is selected, A-D conversion starts when the A-D conversion start flag is "1" and the $\overline{\text{ADTRG}}$ input changes from "H" to "L". In this case, the A-D conversion result of the trigger input itself is stored in the A-D register 7 because the $\overline{\text{ADTRG}}$ pin is shared with AN7 pin.

The operation is the same as done by software trigger except that the A-D conversion start flag is not cleared after A-D conversion and a retrigger can be available during A-D conversion.

(4) Repeat sweep mode [11]

The difference with the single sweep mode is that A-D conversion does not stop after converting from the ANo pin to the selected pins, but repeats again from the ANo pin. The repeat is performed among the selected pins. Also, no interrupt request is generated. Furthermore, if software trigger is selected, the A-D conversion start flag is not cleared. The A-D register can be read at any time.




Fig. 45 A-D sweep pin selection register configuration



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

WATCHDOG TIMER

The watchdog timer is used to detect unexpected execution sequence caused by software run-away.

Figure 46 shows a block diagram of the watchdog timer. The watchdog timer consists of a 12-bit binary counter.

The watchdog timer counts the clock frequency divided by 32 (f32) or by 512 (f512). Whether to count f32 or f512 is determined by the watchdog timer frequency selection flag shown in Figure 47. f512 is selected when the flag is "0" and f32 is selected when it is "1". The flag is cleared after reset. FFF16 is set in the watchdog timer when "L" or 2Vcc is applied to the RESET pin, STP instruction is executed, data is written to the watchdog timer, or the most significant bit of the watchdog timer become "0".

After FFF16 is set in the watchdog timer, the contents of watchdog timer is decremented by one at every cycle of selected frequency f32 or f512, and after 2048 counts, the most significant bit of watchdog timer become "0", and a watchdog timer interrupt request bit is set, and FFF16 is preset in the watchdog timer.

Normally, a program is written so that data is written in the watchdog timer before the most significant bit of the watchdog timer become "0". If this routine is not executed due to unexpected program execution, the most significant bit of the watchdog timer become eventually "0" and an interrupt is generated.

The processor can be reset by setting the bit 3 (software reset bit) of processor mode register described in Figure 10 in the interrupt section and generating a reset pulse.

The watchdog timer stops its function when the RESET pin voltage is raised to double the Vcc voltage.

The watchdog timer can also be used to recover from when the clock is stopped by the STP instruction. Refer to the section on clock generation circuit for more details.

The watchdog timer hold the contents during a hold state and the frequency is stopped to input.




Fig. 46 Watchdog timer block diagram




Fig. 47 Watchdog timer frequency selection flag



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

Reset occurs when the \overline{RESET} pin is returned to "H" level after holding it at "L" level when the power voltage is at 5 V \pm 10%. Program execution starts at the address formed by setting the address pins A23 – A16 to 0016, A15 – A8 to the contents of address FFFF16, and A7 – A0 to the contents of address FFFE16.

Figure 48 shows the status of the internal registers when a reset occurs.

Figure 49 shows an example of a reset circuit. The reset input voltage must be held 0.9 V or lower when the power voltage reaches 4.5 V.




Fig. 49 Example of a reset circuit (perform careful evaluation at the system design level before using)




Fig. 48 Microcomputer internal status during reset



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

INPUT/OUTPUT PINS

Ports P8 to P0 all have a data direction register and each bit can be programmed for input or output. A pin becomes an output pin when the corresponding data direction register is set and an input pin when it is cleared.

When pin programmed for output, the data is written to the port latch and it is output to the output pin. When a pin is programmed for output, the contents of the port latch is read instead of the value of the pin. Therefore, a previously output value can be read correctly even when the output "L" voltage is raised due to reasons such as directly driving an LED.

A pin programmed for input is floating and the value input to the pin can be read. When a pin is programmed for input, the data is written only in the port latch and the pin stays floating.

If an input/output pin is not used as an output port, clear the bit of the corresponding data direction register so that the pin become input mode.

Figure 50 shows a block diagram of ports P8 to P0 in single-chip mode and the \overline{E} pin output.

In memory expansion mode, microprocessor mode, and evaluation chip mode, ports P4 to P0 are also used as address, data, and control signal pins.

Refer to the section on processor modes for more details.






Fig. 50 Block diagram for ports P8 to P0 in single-chip mode and the $\bar{\mathsf{E}}$ pin output

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

The bits 0 and 1 of processor mode register as shown in Figure 51 are used to select any mode of single-chip mode, memory expansion mode, microprocessor mode, and evaluation chip mode.

Ports P3 to P0 and a part of port P4 are used as address, data, and control signal I/O pins except in single-chip mode.

Figure 52 shows the functions of ports P4 to P0 in each mode. The external memory area changes when the mode changes.

Figure 53 shows the memory map for each mode.

Refer to Figure 1 for the memory map of the single-chip mode. The external memory area can be accessed except in single-chip mode. The accessing of the external memory is affected by the BYTE pin and the bit 2 (wait bit) of processor mode register. These will be described next.

• BYTE pin

When accessing the external memory, the level of the BYTE pin is used to determine whether to use the data bus as 8-bit width or 16-bit width.

The data bus width is 8 bits when the level of the BYTE pin is "H" and port P2 becomes the data I/O pin.

The data bus width is 16 bits when the level of the BYTE pin is "L" and ports P1 and P2 become the data I/O pins.

When accessing the internal memory, The data bus width is always 16 bits regardless of the BYTE pin level.

An exclusive mode in the evaluation chip mode allows the BYTE pin level to be set to 2-Vcc. In this case, the operation is slightly different from the above. This is described in the evaluation chip mode section.




Fig. 51 Processor mode register bit configuration



abla	CM1	0	0	1	1
`	CM ₀	0	1	0	1
Р	ort	Single-chip Mode	Memory Expansion Mode	Microprocessor Mode	Evaluation Chip Mode
	Port P0	P07 / I/O Port	P07 Address A7 to A0	Same as left	Same as left
	BYTE ="L"	Ē	P17 A15 to A8 \(\sum \) Address \(\sum \) Data(odd) \(\sum \)	Same as left	Same as left
Port P1	BYTE ="H" or 2 • Vcc (Evaluation chip mode only.)	P17 to I/O Port	E P17 to Address A15 to A8	Same as left	P17 to A8 \(\) \(
Port P2	BYTE ="L"	P27 / I/O Port	P27 A23 to A16 \(\sqrt{\text{Data}} \) Vaddress \(\sqrt{\text{Data}} \) P20	Same as left	Same as left
Por	BYTE ="H" or 2 • Vcc (Evaluation chip mode only.)	P20	P27 A23 to A16 \(\sqrt{Address}\) Data \(\choose\) P20 \(\choose\) Address \(\choose\) Data \(\choose\)	Same as left	P27 to P20 Address Data (even, odd) Same as for Port P1
	Port P3	P33 to N/O Port N	P32 ALE P31 RW	Same as left	Same as left
	Port P4	P47 to Port * When processor mode register bit 7 ="0"	P47 to 1/O Port P42	_	E
		P42	P42	Same as left in spite of proces -sor mode regi -ster bit 7	P41

Fig. 52 Processor mode and ports P4 to P0 functions

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

• Wait bit

As shown in Figure 54, when the external memory area is accessed with the processor mode register bit 2 (wait bit) cleared to "0", the "L" width of \overline{E} signal becomes twice compared with no wait (the wait bit is "1"). The wait bit is cleared to "0" at reset.

The accessing of internal memory area is performed in no wait mode regardless of the wait bit.

The processor modes are described below.




Fig. 53 External memory area for each processor mode




Fig. 54 Relationship between wait bit and access time

(1) Single-chip mode [00]

Single-chip mode is entered by connecting the CNVss pin to Vss and starting from reset. Ports P4 to P0 all function as normal I/O ports. Port P42 can be the \$\phi\$1 output pin divided the clock to XIN pin by 2 by setting bit 7 of processor mode register to "1".

(2) Memory expansion mode [01]

Memory expansion mode is entered by setting the processor mode bits to "01" after connecting the CNVss pin to Vss and starting from reset.

Port P0 becomes an address output pin and loses its I/O port function.

Port P1 has two functions depending on the level of the BYTE pin. When the BYTE pin level is "L", port P1 functions as an address output pin while $\bar{\rm E}$ is "H" and as an odd address data I/O pin while $\bar{\rm E}$ is "L". However, if an internal memory is read, external data is ignored while $\bar{\rm E}$ is "L". In this case the I/O port function is lost.

When the BYTE pin level "H", port P1 functions as an address output pin and loses its I/O port function.

Port P2 has two functions depending on the level of the BYTE pin. When the BYTE pin level is "L", port P2 functions as an address output pin while $\bar{\bf E}$ is "H" and as an even address data I/O pin while $\bar{\bf E}$ is "L". However, if an internal memory is read, external data is ignored while $\bar{\bf E}$ is "L".

When the BYTE pin level is "H", port P2 functions as an address output pin while \bar{E} is "H" and as an even and odd address data I/O pin while \bar{E} is "L". However, if an internal memory is read, external data is ignored while \bar{E} is "L". In this case the I/O port function is lost.

Ports P30, P31, P32, and P33 become R/W, BHE, ALE, and HLDA output pin respectively and lose their I/O port functions.

 $R/\!\overline{W}$ is a read/write signal which indicates a read when it is "H" and a write when it is "L".

BHE is a byte high enable signal which indicates that an odd address is accessed when it is "L".

Therefore, two bytes at even and odd addresses are accessed simultaneously if address Ao is "L" and \overline{BHE} is "L".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

ALE is an address latch enable signal used to latch the address signal from a multiplexed signal of address and data. The latch is transparent while ALE is "H" to let the address signal pass through and held while ALE is "L".

HLDA is a hold acknowledge signal and is used to notify externally when the microcomputer receives HOLD input and enters into hold state.

Ports P40 and P41 become $\overline{\text{HOLD}}$ and $\overline{\text{RDY}}$ input pin respectively and lose their output pin function, but the input pin function remains.

 $\overline{\text{HOLD}}$ is a hold request signal. It is an input signal used to put the microcomputer in hold state. $\overline{\text{HOLD}}$ input is accepted when the internal clock ϕ falls from "H" level to "L" level while the bus is not used. Ports P0, P1, P2, P30, and P31 are floating while the microcomputer stays in hold state. These ports are floating after one cycle of the internal clock ϕ later than $\overline{\text{HLDA}}$ signal changes to "L" level. At the removing of hold state, these ports are removed from floating state after one cycle of ϕ later than $\overline{\text{HLDA}}$ signal changes to "H" level.

 \overline{RDY} is a ready signal. If this signal goes "L", the internal clock ϕ stops at "L". When $\phi 1$ output from port P42 is selected by setting bit 7 of processor mode register to "1", $\phi 1$ output keeps on. \overline{RDY} is used when slow external memory is attached.

(3) Microprocessor mode [10]

Microprocessor mode is entered by connecting the CNVss pin to VCc and starting from reset. It can also be entered by programming the processor mode bits to "10" after connecting the CNVss pin to VSs and starting from reset. This mode is similar to memory expansion mode except that internal ROM is disabled and an external memory is required, and $\phi 1$ from port P42 is always output in spite of bit 7 of processor mode register.

(4) Evaluation chip mode [11]

Evaluation chip mode is entered by applying voltage twice the VCC voltage to the CNVss pin. This mode is normally used for evaluation tools.

The functions of ports P0 and P3 are the same as in memory expansion mode.

Port P1 functions as an address output pin while \bar{E} is "H" and as data I/O pin of odd addresses while \bar{E} is "L" regardless of the BYTE pin level. However, if an internal memory is read, external data is ignored while \bar{E} is "L".

Port P2 function as an address output pin while \bar{E} is "H" and as data I/O pin of even addresses while \bar{E} is "L" when the BYTE pin level is "L". However, if an internal memory is read, external data is ignored while \bar{E} is "L".

When the BYTE pin level is "H" or 2-VCC, port P2 functions as an address output pin while \bar{E} is "H" and as data I/O pin of even and odd addresses while \bar{E} is "L". However, if an internal memory is read, external data is ignored while \bar{E} is "L".

Port P4 and its data direction register which are located at address 0A16 and 0C16 are treated differently in evaluation chip mode. When these addresses are accessed, the data bus width is treated as 16 bits regardless of the BYTE pin level, and the access cycle is treated as internal memory regardless of the wait bit.

When a voltage twice the Vcc voltage is applied to the BYTE pin, the addresses corresponding to the internal ROM area are also treated as 16-bit data bus.

The functions of ports P40 and P41 are the same as in memory expansion mode.

Ports P42 to P46 become ϕ 1, MX, QCL, VDA, and VPA output pins respectively. Port P47 becomes the \overline{DBC} input pin.

φ1 from port P42 divided the clock to XIN pin by 2 is always output in spite of bit 7 of processor mode register.

The MX signal normally contains the contents of flag m, but the contents of flag x is output if the CPU is using flag x.

QCL is the queue buffer clear signal. It becomes "H" when the instruction queue buffer is cleared, for example, when a jump instruction is executed.

VDA is the valid data address signal. It becomes "H" while the CPU is reading data from data buffer or writing data to data buffer. It also becomes "H" when the first byte of the instruction (operation code) is read from the instruction queue buffer.

VPA is the valid program address signal. It becomes "H" while the CPU is reading an instruction code from the instruction queue buffer

DBC is the debug control signal and is used for debugging. Table 5 shows the relationship between the CNVss pin input levels and processor modes.

Table 5. Relationship between the CNVss pin input levels and processor modes

CNVss	Mode	Description
Vss	Single-chip Memory expansion Microprocessor Evaluation chip	Single-chip mode upon starting after reset. Other modes can be selected by changing the processor mode bit by software.
Vcc	Microprocessor Evaluation chip	Microprocessor mode upon starting after reset. Evaluation chip mode can be selected by changing the processor mode bit by software.
2.Vcc	Evaluation chip	Evaluation chip mode only.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

Figure 55 shows a block diagram of the clock generator.

When an STP instruction is executed, the internal clock ϕ stops oscillating at "L" level. At the same time, FFF16 is written to watchdog timer and the watchdog timer input connection is forced to f32. This connection is broken and connected to the input determined by the watchdog timer frequency selection flag when the most significant bit of the watchdog timer is cleared or reset.

Oscillation resumes when an interrupt is received, but the internal clock φ remains at "L" level until the most significant bit of the watchdog timer is cleared. This is to avoid the unstable interval at the start of oscillation when using a ceramic resonator.

When a WIT instruction is executed, the internal clock ϕ stops at "L" level, but the oscillator does not stop. The clock is restarted when an interrupt is received. Instructions can be executed immediately because the oscillator is not stopped.

The stop or wait state is released when an interrupt is received or when reset is issued. Therefore, interrupts must be enabled before executing a STP or WIT instruction.

Figure 56 shows a circuit example using a ceramic (or quartz crystal) resonator. Use the manufacture's recommended values for constants such as capacitance which differ for each resonator. Figure 57 shows an example of using an external clock signal.




Fig. 56 Circuit using a ceramic resonator




Fig. 57 External clock input circuit




Fig. 55 Block diagram of a clock generator



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

ADDRESSING MODES

The M37702M2AXXXFP has 28 powerful addressing modes. Refer to the 7700 Family addressing mode description for the details of each addressing mode.

MACHINE INSTRUCTION LIST

The M37702M2AXXXFP has 103 machine instructions. Refer to the 7700 Family machine instruction list for details.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) Mask ROM order confirmation form
- (2) 80P6N mark specification form
- (3) ROM data (EPROM 3 sets)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

M37702M2AXXXFP

$\textbf{ELECTRICAL CHARACTERISTICS} \ (VCC = 5 \ V, \ VSS = 0 \ V, \ Ta = 25 \ ^{\circ}\text{C}, \ f(XIN) = 16 \ MHz, \ unless \ otherwise \ noted)$

Symbol	Parameter	Test co	nditions		Limits		Unit
Symbol	raiametei	lest col	Haltions	Min.	Тур.	Max.	Offic
Vон	High-level output voltage P00–P07, P10–P17, P20–P27, P30, P31, P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87	IOH = -10 mA		3			V
Vон	High-level output voltage P00–P07, P10–P17, P20–P27, P30, P31, P33	IOH = -400 μA		4.7			٧
Vон	High-level output voltage P32	IOH = −10 mA		3.1			V
		IOH = -400 μA		4.8			V
Vон	High-level output voltage E	IOH = −10 mA		3.4			V
		IOH = -400 μA		4.8			V
VoL	Low-level output voltage P00–P07, P10–P17, P20–P27, P30, P31, P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87	IOL = 10 mA	C			2	V
VoL	Low-level output voltage P00–P07, P10–P17, P20–P27, P30, P31, P33	IOL = 2 mA	G			0.45	٧
VoL	Low-level output voltage P32	IOL = 10 mA	IOL = 10 mA			1.9	.,
		IOL = 2 mA				0.43	٧
Vol	Low-level output voltage E	IOL = 10 mA				1.6	\ \
		IoL = 2 mA				0.4	
VT+ — VT-	Hysteresis HOLD, RDY, TA0IN-TA4IN, TB0IN-TB2IN, INT0-INT2, ADTRG, CTS0, CTS1, CLK0, CLK1	O		0.4		1	٧
VT+ — VT-	Hysteresis RESET			0.2		0.5	V
VT+-VT-	Hysteresis XIN			0.1		0.3	V
Іін	High-level input current P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, XIN, RESET, CNVSS, BYTE	VI = 5 V				5	μΑ
lıL	Low-level input current P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, XIN, RESET, CNVss, BYTE	VI = 0 V				-5	μΑ
VRAM	RAM hold voltage	When clock is stop	pped.	2			٧
Icc	Power supply current	In single-chip mode output only	f(XIN) = 16 MHz, square waveform		12	24	mA
			Ta = 25 °C when clock is stopped.			1	μΑ
		voo duning reset.	Ta = 85 °C when clock is stopped.			20	μπ

$\textbf{A-D CONVERTER CHARACTERISTICS} \ (VCC = 5 \ V, \ VSS = 0 \ V, \ Ta = 25 \ ^{\circ}\text{C}, \ f(XIN) = 16 \ MHz, \ unless \ otherwise \ noted)$

Symbol	Parameter	Test conditions		Unit			
Symbol	Farameter	rest conditions	Min.	Тур.	Max.		
_	Resolution	VREF = VCC			8	Bits	
_	Absolute accuracy	VREF = VCC			±3	LSB	
RLADDER	Ladder resistance	VREF = VCC	2		10	kΩ	
tCONV	Conversion time		14.25			μs	
VREF	Reference voltage		2		Vcc	V	
VIA	Analog input voltage		0		VREF	V	



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 7	V
AVcc	Analog supply voltage		-0.3 to 7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to 12	V
Vı	Input voltage P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, VREF, XIN		-0.3 to Vcc+0.3	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, XOUT, E		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V ± 10%, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		9	Limits		Unit
Symbol	Falameter		Min.	Тур.	Max.	Offic
Vcc	Supply voltage		4.5	5.0	5.5	V
AVcc	Analog supply voltage			Vcc		V
Vss	Supply voltage			0		V
AVss	Analog supply voltage			0		V
VIH	High-level input voltage	P00–P07, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, XIN, RESET, CNVss, BYTE	0.8Vcc		Vcc	V
VIH	High-level input voltage	P10-P17, P20-P27 (in single-chip mode)	0.8Vcc		Vcc	V
VIH	High-level input voltage	P10–P17, P20–P27 (in memory expansion mode and micro- processor mode)	0.5Vcc		Vcc	V
VIL	Low-level input voltage	P00–P07, P30–P33, P40–P47, P50– <u>P57,</u> P60–P67, P70–P77, P80–P87, XIN, RESET, CNVss, BYTE	0		0.2Vcc	V
VIL	Low-level input voltage	P10–P17, P20–P27 (in single-chip mode)	0		0.2Vcc	V
VIL	Low-level input voltage	P10–P17, P20–P27 (in memory expansion mode and micro- processor mode)	0		0.16Vcc	V
IOH(peak)	High-level peak output current	P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87			-10	mA
IOH(avg)	High-level average output current	P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87			- 5	mA
IOL(peak)	Low-level peak output current	P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87			10	mA
IOL(avg)	Low-level average output current	P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87			5	mA
f(XIN)	External clock frequency input	M37702M2AXXXFP, M37702S1AFP			16	NAL I-
		M37702M2BXXXFP, M37702S1BFP			25	MHz

Note 1. Average output current is the average value of a 100 ms interval.

^{2.} The sum of IOL(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IOH(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IOH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less, and the sum of IOH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS (Vcc = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25 °C, unless otherwise noted)

External clock input

	Parameter		Limits				
Symbol			16 MHz		25 MHz		
		Min.	Max.	Min.	Max.		
tc	External clock input cycle time	62		40		ns	
tw(H)	External clock input high-level pulse width	25		15		ns	
tw(L)	External clock input low-level pulse width	25		15		ns	
tr	External clock rise time		10		8	ns	
tf	External clock fall time		10		8	ns	

Single-chip mode

			Lim	nits		
Symbol	Parameter	16 N	ИНz	25 N	ИHz	Unit
	<u> </u>	Min.	Max.	Min.	Max.	
tsu(P0D-E)	Port P0 input setup time	100		60		ns
tsu(P1D-E)	Port P1 input setup time	100		60		ns
tsu(P2D-E)	Port P2 input setup time	100		60		ns
tsu(P3D-E)	Port P3 input setup time	100		60		ns
tsu(P4D-E)	Port P4 input setup time	100		60		ns
tsu(P5D-E)	Port P5 input setup time	100		60		ns
tsu(P6D-E)	Port P6 input setup time	100		60		ns
tsu(P7D-E)	Port P7 input setup time	100		60		ns
tsu(P8D-E)	Port P8 input setup time	100		60		ns
th(E-P0D)	Port P0 input hold time	0		0		ns
th(E-P1D)	Port P1 input hold time	0		0		ns
th(E-P2D)	Port P2 input hold time	0		0		ns
th(E-P3D)	Port P3 input hold time	0		0		ns
th(E-P4D)	Port P4 input hold time	0		0		ns
th(E-P5D)	Port P5 input hold time	0		0		ns
th(E-P6D)	Port P6 input hold time	0		0		ns
th(E-P7D)	Port P7 input hold time	0		0		ns
th(E-P8D)	Port P8 input hold time	0		0		ns

Memory expansion mode and microprocessor mode

	Parameter		Limits				
Symbol			16 MHz		25 MHz		
		Min.	Max.	Min.	Max.		
tsu(P1D-E)	Port P1 input setup time	45		30		ns	
tsu(P2D-E)	Port P2 input setup time	45		30		ns	
tsu(RDY–∳1)	RDY input setup time	60		55		ns	
tsu(HOLD−φ1)	HOLD input setup time	60		55		ns	
th(E-P1D)	Port P1 input hold time	0		0		ns	
th(E-P2D)	Port P2 input hold time	0		0		ns	
th(\phi1-RDY)	RDY input hold time	0		0		ns	
th(φ1–HOLD)	HOLD input hold time	0		0		ns	



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

M37702M2BXXXFP

$\textbf{ELECTRICAL CHARACTERISTICS} \ (VCC = 5 \ V, \ VSS = 0 \ V, \ Ta = 25 \ ^{\circ}\text{C}, \ f(XIN) = 25 \ \text{MHz}, \ unless \ otherwise \ noted)$

Symbol	Po	rameter	Test conditions			Limits		Unit
Symbol	Га	rameter	Test co	Hallions	Min.	Тур.	Max.	Offic
Vон	High-level output voltage	P00-P07, P10-P17, P20-P27, P30, P31, P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87	IOH = -10 mA		3			V
Voн	High-level output voltage	P00-P07, P10-P17, P20-P27, P30, P31, P33	IOH = -400 μA		4.7			V
Vон	High-level output voltage	P32	IOH = −10 mA		3.1			V
			IOH = -400 μA		4.8			V
Vон	High-level output voltage	Ē	IOH = −10 mA		3.4			V
			IOH = -400 μA		4.8			V
VoL	Low-level output voltage	P00-P07, P10-P17, P20-P27, P30, P31, P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87	IOL = 10 mA	C			2	V
VoL	Low-level output voltage	P00–P07, P10–P17, P20–P27, P30, P31, P33	IOL = 2 mA	G			0.45	V
VoL	Low-level output voltage	P32	IOL = 10 mA				1.9	V
			IOL = 2 mA	IOL = 2 mA			0.43	V
Vol	Low-level output voltage	Ē	IoL = 10 mA				1.6	V
			IoL = 2 mA				0.4	V
VT+ — VT-		TA0IN-TA4IN, TB0IN-TB2IN, DTRG, CTS0, CTS1, CLK0, CLK1	O		0.4		1	V
VT+ — VT-	Hysteresis RESET				0.2		0.5	V
VT+ — VT-	Hysteresis XIN				0.1		0.3	V
lін	High-level input current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVSS, BYTE	VI = 5 V				5	μΑ
lıL	Low-level input current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE	VI = 0 V				-5	μΑ
VRAM	RAM hold voltage		When clock is stop	oped.	2			V
Icc	Power supply current	•	In single-chip mode output only	f(XIN) = 25 MHz, square waveform		19	38	mA
		pin is open and other pins are Vss during reset.	Ta = 25 °C when clock is stopped.			1	μΑ	
			voo during reset.	Ta = 85 °C when clock is stopped.			20	μ.

A-D CONVERTER CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = 25 °C, f(XIN) = 25 MHz, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit			
Symbol	Falanielei	rest conditions	Min.	Тур.	Max.	Offic	
_	Resolution	VREF = VCC			8	Bits	
_	Absolute accuracy	VREF = VCC			±3	LSB	
RLADDER	Ladder resistance	VREF = VCC	2		10	kΩ	
tCONV	Conversion time		9.12			μs	
VREF	Reference voltage		2		Vcc	V	
VIA	Analog input voltage		0		VREF	V	



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Timer A input (Count input in event counter mode)

			Limits				
Symbol	Parameter	16 MHz		25 MHz		Unit	
		Min.	Max.	Min.	Max.		
tc(TA)	TAilN input cycle time	125		80		ns	
tw(TAH)	TAilN input high-level pulse width	62		40		ns	
tw(TAL)	TAilN input low-level pulse width	62		40		ns	

Timer A input (Gating input in timer mode)

	Parameter					
Symbol		16 MHz		25 MHz		Unit
		Min.	Max.	Min.	Max.	
tc(TA)	TAilN input cycle time	500	1	320		ns
tw(TAH)	TAilN input high-level pulse width	250		160		ns
tw(TAL)	TAilN input low-level pulse width	250		160		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	ymbol Parameter	161	ИHz	25 N	ИHz	Unit
		Min.	Max.	Min.	Max.	
tc(TA)	TAilN input cycle time	250		160		ns
tw(TAH)	TAilN input high-level pulse width	125		80		ns
tw(TAL)	TAilN input low-level pulse width	125		80		ns

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	16 N	ИНz	25 N	ИНz	Unit
		Min.	Max.	Min.	Max.	
tw(TAH)	TAilN input high-level pulse width	125		80		ns
tw(TAL)	TAilN input low-level pulse width	125		80		ns

Timer A input (Up-down input in event counter mode)

			Limits				
Symbol	Parameter	16 MHz		25 MHz		Unit	
		Min.	Max.	Min.	Max.		
tc(UP)	TAiout input cycle time	2500		2000		ns	
tw(UPH)	TAiout input high-level pulse width	1250		1000		ns	
tw(UPL)	TAiout input low-level pulse width	1250		1000		ns	
tsu(UP-TIN)	TAiout input setup time	500		400		ns	
th(TIN-UP)	TAiout input hold time	500		400		ns	



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Timer B input (Count input in event counter mode)

		Li		nits		
Symbol	Parameter	16 N	ЛHz	25 MHz		Unit
		Min.	Max.	Min.	Max.	
tc(TB)	TBin input cycle time (one edge count)	125		80		ns
tw(TBH)	TBiเท input high-level pulse width (one edge count)	62		40		ns
tw(TBL)	TBin input low-level pulse width (one edge count)	62		40		ns
tc(TB)	TBil input cycle time (both edges count)	250		160		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	125		80		ns
tw(TBL)	TBiin input low-level pulse width (both edges count)	125		80		ns

Timer B input (Pulse period measurement mode)

			Limits				
Symbol	Parameter	16 MHz		25 MHz		Unit	
		Min.	Max.	Min.	Max.]	
tc(TB)	TBilN input cycle time	500		320		ns	
tw(TBH)	TBilN input high-level pulse width	250		160		ns	
tw(TBL)	TBilN input low-level pulse width	250		160		ns	

Timer B input (Pulse width measurement mode)

		- 4		Lim	nits		
Symbol	Parameter		16 N	ИHz	25 N	ИНz	Unit
			Min.	Max.	Min.	Max.	
tc(TB)	TBilN input cycle time		500		320		ns
tw(TBH)	TBilN input high-level pulse width		250		160		ns
tw(TBL)	TBilN input low-level pulse width		250		160		ns

A-D trigger input

	101					
Symbol	Parameter	16 MHz		25 MHz		Unit
		Min.	Max.	Min.	Max.	
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1000		1000		ns
tw(ADL)	ADTRG input low-level pulse width	125		125		ns

Serial I/O

			Limits					
Symbol	Parameter	16 MHz 25 M		ИНz	Unit			
		Min.	Max.	Min.	Max.			
tc(CK)	CLKi input cycle time	250		200		ns		
tw(CKH)	CLKi input high-level pulse width	125		100		ns		
tw(CKL)	CLKi input low-level pulse width	125		100		ns		
td(C-Q)	TxDi output delay time		90		80	ns		
th(C-Q)	TxDi hold time	0		0		ns		
tsu(D-C)	RxDi input setup time	30		20		ns		
th(C-D)	RxDi input hold time	90		90		ns		

External interrupt INTi input

Symbol	Parameter					
		16 MHz		25 MHz		Unit
		Min.	Max.	Min.	Max.	
tw(INH)	INTi input high-level pulse width	250		250		ns
tw(INL)	INTi input low-level pulse width	250		250		ns



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS (Vcc = $5 \text{ V} \pm 10\%$, Vss = 0 V, Ta = 25 °C, unless otherwise noted) **Single-chip mode**

	_	Test conditions					
Symbol	Parameter		16 MHz		25 MHz		Unit
			Min.	Max.	Min.	Max.	
td(E-P0Q)	Port P0 data output delay time			100		80	ns
td(E-P1Q)	Port P1 data output delay time			100		80	ns
td(E-P2Q)	Port P2 data output delay time			100		80	ns
td(E-P3Q)	Port P3 data output delay time			100		80	ns
td(E-P4Q)	Port P4 data output delay time	Fig. 58		100		80	ns
td(E-P5Q)	Port P5 data output delay time			100		80	ns
td(E-P6Q)	Port P6 data output delay time			100		80	ns
td(E-P7Q)	Port P7 data output delay time			100		80	ns
td(E-P8Q)	Port P8 data output delay time			100		80	ns

Memory expansion mode and microprocessor mode (when wait bit = "1")

				Lin	nits		
Symbol	Parameter	Test conditions	16 I	MHz	25 I	MHz	Unit
			Min.	Max.	Min.	Max.	
td(P0A-E)	Port P0 address output delay time	V	30		12		ns
td(E-P1Q)	Port P1 data output delay time (BYTE = "L")			70		45	ns
tPXZ(E-P1Z)	Port P1 floating start delay time (BYTE = "L")			5		5	ns
td(P1A-E)	Port P1 address output delay time		30		12		ns
td(P1A-ALE)	Port P1 address output delay time		24		5		ns
td(E-P2Q)	Port P2 data output delay time			70		45	ns
tPXZ(E-P2Z)	Port P2 floating start delay time			5		5	ns
td(P2A-E)	Port P2 address output delay time		30		12		ns
td(P2A-ALE)	Port P2 address output delay time		24		5		ns
td(φ1–HLDA)	HLDA output delay time			50		50	ns
td(ALE-E)	ALE output delay time		4		4		ns
tw(ALE)	ALE pulse width	_	35		22		ns
td(BHE-E)	BHE output delay time	Fig. 58	30		20		ns
td(R/W-E)	R/W output delay time		30		20		ns
td(E-φ1)	φ1 output delay time		0	20	0	18	ns
th(E-P0A)	Port P0 address hold time		25		18		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")		9		9		ns
th(E-P1Q)	Port P1 data hold time (BYTE = "L")		25		18		ns
tPZX(E-P1Z)	Port P1 floating release delay time (BYTE = "L")		25		18		ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")		25		18		ns
th(ALE-P2A)	Port P2 address hold time		9		9		ns
th(E-P2Q)	Port P2 data hold time		25		18		ns
tPZX(E-P2Z)	Port P2 floating release delay time		25		18		ns
th(E-BHE)	BHE hold time		18		18		ns
th(E-R/W)	R/W hold time		18		18		ns
tw(EL)	E pulse width		95		50		ns



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Memory expansion mode and microprocessor mode (when wait bit = "0", and external memory area accessed)

Symbol	Parameter	Test conditions	Limits				
			16 MHz		25 MHz		Unit
			Min.	Max.	Min.	Max.	
td(P0A-E)	Port P0 address output delay time	Fig. 58	30		12		ns
td(E-P1Q)	Port P1 data output delay time (BYTE = "L")			70		45	ns
tPXZ(E-P1Z)	Port P1 floating start delay time (BYTE = "L")			5		5	ns
td(P1A-E)	Port P1 address output delay time		30		12		ns
td(P1A-ALE)	Port P1 address output delay time		24		5		ns
td(E-P2Q)	Port P2 data output delay time			70		45	ns
tPXZ(E-P2Z)	Port P2 floating start delay time			5		5	ns
td(P2A-E)	Port P2 address output delay time		30		12		ns
td(P2A-ALE)	Port P2 address output delay time		24		5		ns
td(∮1−HLDA)	HLDA output delay time		- 1	50		50	ns
td(ALE-E)	ALE output delay time		4		4		ns
tw(ALE)	ALE pulse width		35		22		ns
td(BHE-E)	BHE output delay time		30		20		ns
td(R/W-E)	R/W output delay time		30		20		ns
td(E−φ1)	φ1 output delay time		0	20	0	18	ns
th(E-P0A)	Port P0 address hold time		25		18		ns
th(ALE-P1A)	Port P1 address hold time (BYTE = "L")		9		9		ns
th(E-P1Q)	Port P1 data hold time (BYTE = "L")		25		18		ns
tPZX(E-P1Z)	Port P1 floating release delay time (BYTE = "L")		25		18		ns
th(E-P1A)	Port P1 address hold time (BYTE = "H")		25		18		ns
th(ALE-P2A)	Port P2 address hold time		9		9		ns
th(E-P2Q)	Port P2 data hold time		25		18		ns
tPZX(E-P2Z)	Port P2 floating release delay time		25		18		ns
th(E-BHE)	BHE hold time		18		18		ns
th(E-R/W)	R/W hold time		18		18		ns
tw(EL)	E pulse width		220		130		ns







Fig. 58 Testing circuit for ports P0-P8, $\phi 1$












SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Memory expansion mode and microprocessor mode (When wait bit = "1")




Test conditions

- Vcc = 5 V ± 10%
- \bullet Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- Ports P1, P2 input : VIL = 0.8 V, VIH = 2.5 V

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Memory expansion mode and microprocessor mode (When wait bit = "0", and external memory area is accessed)




Test conditions

• Vcc = 5 V ± 10%

• Output timing voltage : VOL = 0.8 V, VOH = 2.0 V• Ports P1, P2 input : VIL = 0.8 V, VIH = 2.5 V





Mar. First Edition 1996

Editioned by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

© 1996 MITSUBISHI ELECTRIC CORPORATION Printed in Japan