To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI MICROCOMPUTERS

16-BIT CMOS MICROCOMPUTER

DESCRIPTION

New product

The M37735S4LHP is a microcomputer using the 7700 Family core. This microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the RAM, multiple-function timers, serial I/O, A-D converter, and so on.

Its strong points are the low power dissipation, the low supply voltage, and the small package.

FEATURES


Number of basic instructions 103				
Memory size	RAM	2048 bytes		
Instruction execution	tion time			
The fastest instruction at 12 MHz frequency				
•Single power supply $2.7 - 5.5 \text{ V}$				
•Low power dissipation (At 3 V supply voltage, 12 MHz frequency)				

Interrupts	19 types, 7 levels
Multiple-function 16-bit timer	
•Serial I/O (UART or clock synchronous)	3
●10-bit A-D converter	8-channel inputs
12-bit watchdog timer	
Programmable input/output	
(ports P4, P5, P6, P7, P8)	
Clock generating circuit	2 circuits built-in
•Small package80-pin plastic r	molded fine-pitch QFP
(80P6D-	A; 0.5 mm lead pitch)


APPLICATION

Control devices for general commercial equipment such as office automation, office equipment, and so on.

Control devices for general industrial equipment such as communication equipment, and so on.











FUNCTIONS OF M37735S4LHP

RAM P5 – P8 P4	103 333 ns (the fastest instruction at external clock 12 MHz frequency) 2048 bytes		
P5 – P8	2048 bytes		
P5 – P8			
D/	8-bit X 4		
F4	5-bit X 1		
TA0, TA1, TA2, TA3, TA4	16-bit X 5		
TB0, TB1, TB2	16-bit X 3		
	(UART or clock synchronous serial I/O) X 3		
	10-bit X 1 (8 channels)		
	12-bit X 1		
	3 external types, 16 internal types		
	Each interrupt can be set to the priority level $(0 - 7.)$		
	2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)		
	2.7 – 5.5 V		
	10.8 mW (at 3 V supply voltage, external clock 12 MHz frequency)		
	27 mW (at 5 V supply voltage, external clock 12 MHz frequency)		
Input/Output voltage	5 V		
	5 mA		
	Maximum 1 Mbytes		
	-40 to 85 °C		
	CMOS high-performance silicon gate process		
	80-pin plastic molded fine-pitch QFP (80P6D-A; 0.5 mm lead pitch		
\mathbf{V}			
	Input/Output voltage Output current		



New product

16-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

		1		
Pin	Name	Input/Output		
Vcc,	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.	
Vss				
CNVss	CNVss input	Input	Connect to Vcc.	
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.	
Xin	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be	
Хоит	Clock output	Output	connected to the XiN pin, and the Xou⊤ pin should be left open.	
RDE	Read enable output	Output	When data/instruction read is performed, output level of RDE signal is "L".	
BYTE	Bus width selection input	Input	This pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.	
AVcc,	Analog power		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.	
AVss	source input			
Vref	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.	
P00/CS0 – P04/CS4	Chip selection output	Output	When the specified external memory area is accessed, $\overline{CS_0} - \overline{CS_4}$ signals are "L".	
P05/RSMP	Ready sampling output	Output	The timing signal to be input to the RDY pin is output.	
P06/A16, P07/A17	Address output	Output	An address (A16, A17) is output.	
P10/A8/D8 – P17/A15/D15	Address output /data (high -order) I/O	I/O	When the BYTE pin is set to "L" and external data bus has a 16-bit width, high-order data $(D_8 - D_{15})$ is input/output or an address $(A_8 - A_{15})$ is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address $(A_8 - A_{15})$ is output.	
P20/A0/D0-	Address output	I/O	Low-order data (Do – D7) is input/output or an address (Ao – A7) is output.	
P27/A7/D7	/data (low -order) I/O			
P30/WEL	Write enable output	Output	When the BYTE pin is "L" and writing to an even address is performed, output level of WEL signal is "L". When the BYTE pin is "H" and writing to an even address or an odd address is performed, output level of WEL signal is "L".	
P31/WEH	Write enable high output	Output	When the BYTE pin is "L" and writing to an odd address is performed, output level of WEH signal is "L". When the BYTE pin is "H", WEH signal is always "H".	
P32/ALE	Address latch enable output	Output	This is used to retrieve only the address from the multiplex signal which consists of address and data.	
P33/HLDA	Hold acknow- ledge output	Output	This outputs "L" level when the microcomputer enters hold state after a hold request is accepted.	
HOLD	Hold request input	Input	This is an input pin for HOLD request signal. The microcomputer enters hold state while this signal is "L".	
RDY	Ready input	Input	This is an input pin for RDY signal. The microcomputer enters ready state while this signal is "L".	
P42/	Clock output	Output	This pin outputs the clock ϕ 1.	
P43 – P47	I/O port P4	I/O	These pins become a 5-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset.	
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input $(\overline{Kl_0} - \overline{Kl_3})$.	
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timer A4, input pins for external interrupt input ($\overline{INT_0} - \overline{INT_2}$) and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ sub output pin.	
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P4, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (XCOUT) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.	
P80 - P87	I/O port P8	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for UART 0 and UART 1.	





16-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

The M37735S4LHP has the same functions as the M37735MHBXXXFP except for the following:

(1) The memory map is different.

- (2) The processor mode is different.
- (3) The reset circuit is different.
- (4) Pulse output port mode of timer A is available.
- (5) The function of ROM area modification is not available.

Refer to the section on the M37735MHBXXXFP, except for above (1)–(5).

MEMORY

The memory map is shown in Figure 1. The address space has a capacity of 16 Mbytes and is allocated to addresses from 0_{16} to FFFFF16. The address space is divided by 64-Kbyte unit called bank. The banks are numbered from 0_{16} to FF16.

However, banks 1016–FF16 of the M37735S4LHP cannot be accessed.

Built-in RAM and control registers for internal peripheral devices are assigned to bank 016.

Addresses FFD616 to FFFF16 are the RESET and interrupt vector addresses and contain the interrupt vectors. Use ROM for memory of this address.

The 2048-byte area allocated to addresses from 8016 to 87F16 is the built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call or interrupts.

Peripheral devices such as I/O ports, A-D converter, serial I/O, timer, and interrupt control registers are allocated to addresses from 016 to 7F16.

A 256-byte direct page area can be allocated anywhere in bank 016 by using the direct page register (DPR). In the direct page addressing mode, the memory in the direct page area can be accessed with two words. Hence program steps can be reduced.




Fig. 1 Memory map



New product

MITSUBISHI MICROCOMPUTERS

16-BIT CMOS MICROCOMPUTER

000000	
000001	Dort D0 register
000002 000003	Port P0 register Port P1 register
000003	Port P0 direction register
000000	Port P1 direction register
00006	Port P2 register
00007	Port P3 register
800000	Port P2 direction register
000009	Port P3 direction register
A0000C	Port P4 register
00000B	Port P5 register
00000C	Port P4 direction register
0000D	Port P5 direction register
0000E	Port P6 register
0000F	Port P7 register
00010	Port P6 direction register
000011	Port P7 direction register
000012	Port P8 register
000013	Dart D9 direction register
000014	Port P8 direction register
000015	
000016 000017	
000017	
000018	
000019 00001A	
00001R	
00001C	Pulse output data register 1
00001D	Pulse output data register 0
00001E	A-D control register 0
00001F	A-D control register 1
000020	A-D register 0
000021	
000022	A-D register 1
000023	
000024	A-D register 2
000025	
000026 000027	A-D register 3
000027	
00028	A-D register 4
000023	
00002R	A-D register 5
00002C	
0002D	A-D register 6
00002E	A D register 7
00002F	A-D register 7
00030	UART 0 transmit/receive mode register
000031	UART 0 baud rate register (BRG0)
000032	UART 0 transmission buffer register
000033	
000034	UART 0 transmit/receive control register 0
000035	UART 0 transmit/receive control register 1
000036	UART 0 receive buffer register
000037	
000038	UART 1 transmit/receive mode register
000039	UART 1 baud rate register (BRG1)
00003A	UART 1 transmission buffer register
00003B	LIART 1 transmit/receive control register 0
)0003C	UART 1 transmit/receive control register 0 UART 1 transmit/receive control register 1
)0003E	UART 1 receive buffer register

000040	Count start flag
000040	
000042	One-shot start flag
000043	
000044	Up-down flag
000045	
000046	Timer A0 register
000047	
000048	Timer A1 register
000049	-
00004A	Timer A2 register
00004B 00004C	
00004C 00004D	Timer A3 register
00004E	
00004E	Timer A4 register
000050	The Barrist
000051	Timer B0 register
000052	Timer B1 register
000053	Timer B1 register
000054	Timer P2 register
000055	Timer B2 register
000056	Timer A0 mode register
000057	Timer A1 mode register
000058	Timer A2 mode register
000059	Timer A3 mode register
00005A	Timer A4 mode register
00005B	Timer B0 mode register
00005C	Timer B1 mode register
00005D	Timer B2 mode register
00005E	Processor mode register 0
00005F	Processor mode register 1
000060	Watchdog timer register
000061	Watchdog timer frequency selection flag Waveform output mode register
000062 000063	Reserved area (Note)
000063	UART2 transmit/receive mode register
000004	UART2 baud rate register (BRG2)
000066	
000067	UART2 transmission buffer register
000068	UART2 transmit/receive control register 0
000069	UART2 transmit/receive control register 1
00006A	LIART2 receive buffer register
00006B	UART2 receive buffer register
00006C	Oscillation circuit control register 0
00006D	Port function control register
00006E	Serial transmit control register
00006F	Oscillation circuit control register 1
000070	A-D/UART2 trans./rece. interrupt control register
000071	UART 0 transmission interrupt control register
000072	UART 0 receive interrupt control register
000073	UART 1 transmission interrupt control register
000074	UART 1 receive interrupt control register
000075	Timer A0 interrupt control register
000076	Timer A1 interrupt control register
000077	Timer A2 interrupt control register Timer A3 interrupt control register
000078	Timer A3 Interrupt control register
000079 00007A	Timer B0 interrupt control register
00007A 00007B	Timer B1 interrupt control register
00007B	Timer B2 interrupt control register
00007C	INTo interrupt control register
00007E	INT1 interrupt control register

Fig. 2 Location of internal peripheral devices and interrupt control registers



New product

MITSUBISHI MICROCOMPUTERS M37735S4LHP

16-BIT CMOS MICROCOMPUTER

Pulse output port mode

The pulse motor drive waveform can be output by using plural internal timer A.

Figure 3 shows a block diagram for pulse output port mode. In the pulse output port mode, two pairs of four-bit pulse output ports are used. Whether using pulse output port or not can be selected by waveform output selection bit (bit 0, bit 1) of waveform output mode register (6216 address) shown in Figure 4. When bit 0 of waveform output selection bit is set to "1", RTP10, RTP11, RTP12, and RTP13 are used as pulse output ports, and when bit 1 of waveform output selection bit is set to "1", RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. When bits 1 and 0 of waveform output selection bit are set to"1", RTP10, RTP11, RTP12, and RTP13, and RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. The ports not used as pulse output ports can be used as normal parallel ports, timer input/output or key input interruput input.

In the pulse output port mode, set timers A0 and A2 to timer mode as timers A0 and A2 are used. Figure 5 shows the bit configuration of timer A0, A2 mode registers in pulse output port mode.

Data can be set in each bit of the pulse output data register corresponding to four ports selected as pulse output ports. Figure 6

shows the bit configuration of the pulse output data register. The contents of the pulse output data register 1 (low-order four bits of 1C16 address) corresponding to RTP10, RTP11, RTP12, and RTP13 is output to the ports each time the counter of timer A2 becomes 000016. The contents of the pulse output data register 0 (low-order four bits of 1D16 address) corresponding to RTP00, RTP01, RTP02, and RTP03 is output to the ports each time the counter of timer A0 becomes 000016.

Figure 7 shows example of waveforms in pulse output port mode.

When "0" is written to a specified bit of the pulse output data register, "L" level is output to the corresponding pulse output port when the counter of corresponding timer becomes 000016, and when "1" is written, "H" level is output to the pulse output port.

Pulse width modulation can be applied to each pulse output port. Since pulse width modulation involves the use of timers A1 and A3, activate these timers in pulse width modulation mode.




Fig. 3 Block diagram for pulse output port mode



RTP10, RTP11, RTP12, and RTP13 are applied pulse width modulation by timer A3 by setting the pulse width modulation selection bit by timer A3 (bit 5) of the waveform output mode register to "1".

New product

RTP00, RTP01, RTP02, and RTP03 are applied pulse width modulation by timer A1 by setting the pulse width modulation selection bit by timer A1 (bit 4) of the waveform output mode register to "1".

The contents of the pulse output data register 0 can be reversed and output to pulse output ports RTP00, RTP01, RTP02, and RTP03 by the polarity selection bit (bit 3) of the waveform output mode register. When the polarity selection bit is "0", the contents of the pulse output data register 0 is output unchangeably, and when "1", the contents of the pulse output data register 0 is reversed and output. When pulse width modulation is applied, likewise the polarity reverse to pulse width modulation can be selected by the polarity selection bit.




Fig. 4 Waveform output mode register bit configuration




Fig. 5 Timer A0, A2 mode register bit configuration in pulse output port mode




Fig. 6 Pulse output data register bit configuration



MITSUBISHI MICROCOMPUTERS

M37735S4LHP

16-BIT CMOS MICROCOMPUTER

Output signal at each time when timer A2 becomes 000	Example of pulse output port (RTP10 – RTP13) 0016
RTP13 (P57)	
RTP12 (P56)	
RTP11 (P55)	
RTP10 (P54)	
Output signal at each time when timer A2 becomes 000	Example of pulse output port (RTP10 – RTP13) when pulse width modulation is applied by timer A3.
RTP13 (P57)	
RTP12 (P56)	
RTP11 (P55)	
RTP10 (P54)	
	Example of pulse output port (RTP00 – RTP03) when pulse width modulation is applied by timer A1 with polarity selection bit = "1".
Output signal at each time when timer A0 becomes 000 - RTP03 (P53)	
- RTP02 (P52)	
- RTP01 (P51)	
- RTP00 (P50)	

New product





PROCESSOR MODE

New product

Only the microprocessor mode can be selected.

Figure 9 shows the functions of pins $P00/\overline{\text{CS}_0}-\text{P47}$ in the microprocessor mode.

Figure 10 shows external memory area for the microprocessor mode. Access to the external memory is affected by the BYTE pin, the wait bit (bit 2 of the processor mode register 0 at address 5E16), and the wait selection bit (bit 0 of the processor mode register 1 at address $5F_{16}$).

• BYTE pin

When accessing the external memory, the level of the BYTE pin is used to determine whether to use the data bus as 8-bit width or 16-bit width.

The data bus has a width of 8 bits when level of the BYTE pin is "H", and pins P20/A0/D0 - P27/A7/D7 are the data I/O pins.

The data bus has a width of 16 bits when the level of the BYTE pin is "L", and pins $P2_0/A_0/D_0 - P2_7/A_7/D_7$ and pins $P1_0/A_8/D_8 - P1_7/A_{15}/D_{15}$ are the data I/O pins.

When accessing the internal memory, the data bus always has a width of 16 bits regardless of the BYTE pin level.




Fig. 8 Processor mode register bit configuration



16-BIT CMOS MICROCOMPUTER




Fig. 9 Functions of pins $P00/\overline{CS_0}$ to P47 in microprocessor mode

New product

Note. The signal output disable selection bit (bit 6 of the oscillation circuit control register 0) can stop the ϕ 1 output in the microprocessor mode. In this mode, signals RDE, WEL, WEH can also be fixed to "H" when the internal memory area is accessed.



16-BIT CMOS MICROCOMPUTER

Wait bit

New product

As shown in Figure 11, when the external memory area is accessed with the wait bit (bit 2 of the processor mode register 0 at address 5E₁₆) cleared to "0", the access time can be extended compared with no wait (the wait bit is "1").

The access time is extended in two ways and this is selected with the wait selection bit (bit 0 of the processor mode register 1 at address $5F_{16}$).

When this bit is "1", the access time is 1.5 times compared to that for no wait. When this bit is "0", the access time is twice compared to that for no wait.

At reset, the wait bit and the wait selection bit are "0".

Access to internal memory area is always performed in the no wait mode regardless of the wait bit.

The processor modes are described below.




Fig. 10 External memory area for microprocessor mode




Fig. 11 Relationship between wait bit, wait selection bit, and access time

(1) Microprocessor mode [10]

The microcomputer enters the microprocessor mode after connecting the CNVss pin to Vcc and starting from reset.

Pin \overline{RDE} is the output pin for the read enable signal (\overline{RDE}).

 $\overline{\text{RDE}}$ is "L" during the data read term in the read cycle. When the internal memory area is read, $\overline{\text{RDE}}$ can be fixed to "H" by setting the signal output disable selection bit (bit 6 of the oscillation circuit control register 0) to "1".



16-BIT CMOS MICROCOMPUTER

 $\overline{\text{CS}_0}$ to $\overline{\text{CS}_4}$ are the chip select signals and are "L" when the address shown in Table 2 is accessed. RSMP is the ready-sampling signal which is output for the $\overline{\text{RDY}}$ input described later when the external memory area is accessed. By inputting logical AND of $\overline{\text{RSMP}}$ and $\overline{\text{CS}_n}$ (n = 0 to 4) to the $\overline{\text{RDY}}$ pin, read/write term for any address areas can be extended by 1 cycle of clock ϕ 1. In addition, the read/write term can also be extended by 2 cycles of clock ϕ 1 if the above function and wait 0/1 function specified with the wait bit are used together.

New product

Pins P10/A8/D8 — P17/A15/D15 have two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", pins P10/A8/D8 — P17/A15/D15 function as address (A8 to A15) output pins while $\overline{\text{RDE}}$ or $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ are "H" and as odd address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while $\overline{\text{RDE}}$ is "L".

When the BYTE pin level is "H", pins P10/A8/D8 – P17/A15/D15 function as address (A8 to A15) output pins.

Pins P20/A0/D0 - P27/A7/D7 have two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", pins P20/A0/D0 – P27/A7/D7 function as address (Ao to A7) output pins while $\overline{\text{RDE}}$ or $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ are "H" and as even address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while $\overline{\text{RDE}}$ is "L".

When the BYTE pin level is "H", pins P20/A0/D0 - P27/A7/D7 function as address (Ao to A7) output pins while RDE or WEL, WEH are "H" and as even and odd address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while RDE is "L".

WEL, WEH are the write-enable low signal and the write-enable high signal, respectively. These signals are "L" during the data write term of the write cycle, but their operations differ depending on the BYTE pin level.

In the case the BYTE pin level is "L", WEL is "L" when writing to an even address, WEH is "L" when writing to an odd address, and both WEL and WEH are "L" when writing to even and odd addresses. In the case the BYTE pin level is "H", regardless of address, only WEL is "L", and WEH retains "H". WEL and WEH can also be fixed to "H" when the internal memory is accessed, same as RDE, by writing "1" to the signal output disable selection bit.

ALE is an address latch enable signal used to latch the address signal from a multiplexed signal of address and data. The latch is transparent while ALE is "H" to let the address signal pass through and held while ALE is "L".

HLDA is a hold acknowledge signal and is used to notify externally when the microcomputer receives HOLD input and enters into hold state.

HOLD is a hold request signal. It is an input signal used to put the microcomputer in hold state. HOLD input is accepted when the internal clock ϕ falls from "H" level to "L" level while the bus is not used.

Pins P0v/CS₀ – P31/WEH and RDE are floating while the microcomputer stays in hold state. After HLDA signal changes to "L" level and one cycle of internal clock ϕ passed, these ports become floating. After HLDA signal changes to "H" level and one cycle of internal clock ϕ passed, these ports are released from floating state.

 $\overline{\text{RDY}}$ is a ready signal. If this signal goes "L", the internal clock ϕ stops at "L". $\overline{\text{RDY}}$ is used when slow external memory is attached. P42/ ϕ 1 pin is an output pin for clock ϕ 1. The ϕ 1 output is independent of $\overline{\text{RDY}}$ and does not stop even when internal clock ϕ stops because of "L" input to the $\overline{\text{RDY}}$ pin.

meed

Renesas Technology Corp.



starting after reset.

Microprocessor mode upon

As shown in Table 3, ϕ 1 output can be stopped with the signal output disable selection bit = "1". In this case, write "1" to the port P4₂ direction register.

New product

Table 1 shows the relationship between the CNVss pin input level and the processor mode.

Table 1. Relationship between CNVss pin input levels and processor			
mode			
CNVss	Mode	Description	

Microprocessor

Vcc

Table 2. Relationship between access addresses and chip-select signals CS ₀ to CS ₄	Table 2. Re	lationship betweer	n access addresses	s and chip-select	signals CS0 to CS4
---	-------------	--------------------	--------------------	-------------------	--------------------

Chip-select	Area	Access address	
signal		Microprocessor mode	
	The first half of bank 0016 except	00 088016	
CS0	internal memory area	to	
		00 7FFF16	
	The latter half of bank 0016 except	00 800016	
CS1	internal memory area and banks	to	
	0116 to 0316.	03 FFFF16	
		04 000016	
CS ₂	Banks 0416 to 0716	to	
		07 FFF16	
		08 000016	1
CS3	Banks 0816 to 0B16	to	
		0B FFFF16	
	Banks 0C16 to 0F16	0C 000016	
CS4		to	
		OF FFFF16	

Table 3. Function of signal output disable selection bit CM6 (bit 6 of oscillation circuit control register 0)

Processor mode	Pin	Function		
T TOCESSOT MODE	1 111	CM6 = "0"	CM6 = "1"	
	RDE, WEL, WEH	RDE, WEL, WEH are output when the internal/external memory area is accessed.	RDE, WEL, WEH are output only when the external memory area is accessed.	
Microprocessor mode	RDE	After WIT/STP instruction is executed, "H" is output.	"L" is output after WIT/STP instruction is executed * Standby state selection bit (bit 0 of port function control register) must be set to "1".	
	¢ 1	Clock ϕ 1 is output independent of ϕ 1 output selection bit.	"H" or "L" is output. (Contents of P42 port latch is output.) * Port P42 direction register must be set to "1".	

Note. Functions shown in Table 3 cannot be emulated with a debugger. For the oscillation circuit control register 0 and port function control register, refer to Figures 64 and 11 in data sheet "M37735MHBXXXFP", respectively.



16-BIT CMOS MICROCOMPUTER

input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. If a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.

Figure 12 shows the status of the internal registers during reset.

	Address		Address
Port P0 direction register	(0416)••• 0016	Watchdog timer frequency selection flag	(6116)
Port P1 direction register	(0516)••• 0016	Waveform output mode register	(6216) 0 0 0 0 0 0 0
Port P2 direction register	(0816)••• 0016	UART2 transmit/receive mode register	(6416)
Port P3 direction register	(0916)	UART2 transmit/receive control register 0	(6816)
Port P4 direction register	(0C16)••• 0016	UART2 transmit/receive control register 1	(6916) 0 0 0 0 0 0 1 0
Port P5 direction register	(0D16)••• 0016	Oscillation circuit control register 0	(6C16)••• 0 0 0 0 0 1
Port P6 direction register	(1016)••• 0016	Port function control register	(6D16)••• 0016
Port P7 direction register	(1116)••• 0016	Serial transmit control register	(6E16)••• 0 0
Port P8 direction register	(1416)••• 0016	Oscillation circuit control register 1	(6F16)••• 0 0 0 0 0 0
A-D control register 0	(1E ₁₆)••• 0 0 0 0 0 ? ? ?	A-D/UART2 trans./rece. interrupt control register	(7016)
A-D control register 1	(1F16)••• 0 0 0 1 1	UART 0 transmission interrupt control register	(7116)
UART 0 transmit/receive mode register	(3016)••• 0016	UART 0 receive interruupt control register	(7216)
UART 1 transmit/receive mode register	(3816)••• 0016	UART 1 transmission interrupt control register	(7316)
UART 0 transmit/receive	(3416)•••• 0 0 0 0 1 0 0 0	UART 1 receive interruupt control register	(7416)
control register 0 UART 1 transmit/receive control register 0	(3C16)••••00001000	Timer A0 interrupt control register	(7516)
UART 0 transmit/receive	(3516) 0 0 0 0 0 0 1 0	Timer A1 interrupt control register	(7616)
control register 1 UART 1 transmit/receive	(3D16)••• 0 0 0 0 0 0 1 0	Timer A2 interrupt control register	(7716)
control register 1 Count start flag	(4016)••• 0016	Timer A3 interrupt control register	(7816)
One- shot start flag	(4216)	Timer A4 interrupt control register	(7916)
Up-down flag	(4416)••• 0016	Timer B0 interrupt control register	(7A16)••• 0 0 0 0
Timer A0 mode register	(5616)••• 0016	Timer B1 interrupt control register	(7B16)••• 0 0 0 0
Timer A1 mode register	(5716)••• 0016	Timer B2 interrupt control register	(7C16)••• 0 0 0 0
Timer A2 mode register	(5816)••• 0016	INT ₀ interrupt control register	(7D16)••• 0 0 0 0 0 0
Timer A3 mode register	(5916)••• 0016	INT1 interrupt control register	(7E16)••• 0 0 0 0 0 0
Timer A4 mode register	(5A16)••• 0016	INT2/key input interrupt control register	(7F16)
Timer B0 mode register	(5B16)••• 0 0 1 0 0 0 0 0	Processor status register (PS)	0 0 0 ? ? 0 0 0 1 ? ?
Timer B1 mode register	(5C16)••• 0 0 1 0 0 0 0	Program bank register (PG)	0016
Timer B2 mode register	(5D16)••• 0 0 1 0 0 0 0	Program counter (РСн)	Content of FFFF16
Processor mode register 0	(5E16)••• 0016	Program counter (PCL)	Content of FFFE16
Processor mode register 1	(5F16)	Direct page register (DPR)	000016
Watchdog timer register	(6016)••• FFF16	Data bank register (DT)	0016

Contents of other registers and RAM are undefined during reset. Initialize them by software.

Fig. 12 Microcomputer internal status during reset

New product

The microcomputer is released from the reset state when the RESET

pin is returned to "H" level after holding it at "L" level with the power

source voltage at 2.7 to 5.5 V. Program execution starts at the address

formed by setting address A23 - A16 to 0016, A15 - A8 to the contents


of address FFFF16, and $A_7 - A_0$ to the contents of address FFFE16. Figure 13 shows an example of a reset circuit. If the stabilized clock is input from the external to the main-clock oscillation circuit, the reset

RESET CIRCUIT





16-BIT CMOS MICROCOMPUTER



5

Fig. 13 Example of a reset circuit

ADDRESSING MODES

The M37735S4LHP has 28 powerful addressing modes.Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode.

MACHINE INSTRUCTION LIST

The M37735S4LHP has 103 machine instructions. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for details.



New product

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to +7	V
AVcc	Analog power source voltage		-0.3 to +7	V
Vi	Input voltage RESET, CNVss, BYTE		-0.3 to +12	V
Vı	Input voltage P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, VREF, XIN, HOLD, RDY		-0.3 to Vcc + 0.3	v
Vo	Output voltage P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ ¢ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X0UT, RDE		-0.3 to Vcc + 0.3	v
Pd	Power dissipation	Ta = 25 °C	200	mW
Topr	Operating temperature		-40 to +85	°C
Tstg	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 2.7 - 5.5 V, Ta = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter		Limits		Linit
Symbol		Min.	Тур.	Max.	Unit
Vcc	f(XIN) : Operating	2.7		5.5	v
VCC	Power source voltage $f(XIN)$: Stopped, $f(XCIN) = 32.768$ kHz	2.7		5.5	
AVcc	Analog power source voltage		Vcc		V
Vss	Power source voltage		0		V
AVss	Analog power source voltage		0		V
Viн	High-level input voltage HOLD, RDY, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0.8 Vcc		Vcc	V
Viн	High-level input voltage P10/A8/D8 - P17/A15/D15, P20/A0/D0 - P27/A7/D7	0.5 Vcc		Vcc	V
VIL	Low-level input voltage HOLD, RDY, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0		0.2Vcc	V
VIL	Low-level input voltage P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7	0		0.16Vcc	V
IOH(peak)	High-level peak output current P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ \oplus 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-10	mA
IOH(avg)	High-level average output current P0o/CSo – P07/A17, P1o/A8/D8 – P17/A15/D15, P2o/Ao/Do – P27/A7/D7, P3o/WEL – P33/HLDA, P42/ \phi 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-5	mA
IOL(peak)	Low-level peak output current P0o/CSo – P07/A17, P1o/A8/D8 – P17/A15/D15, P2o/Ao/Do – P27/A7/D7, P3o/WEL – P33/HLDA, P42/ \ 0, 1, P43, P54 – P57, P6o – P67, P7o – P77, P8o – P87			10	mA
IOL(peak)	Low-level peak output current P44 – P47, P50 – P53			16	mA
IOL(avg)	Low-level average output current P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ \$\\$4\$, P54 – P57,P60 – P67, P70 – P77, P80 – P87			5	mA
IOL(avg)	Low-level average output current P44 – P47, P50 – P53			12	mA
f(XIN)	Main-clock oscillation frequency (Note 4)			12	MHz
f(XCIN)	Sub-clock oscillation frequency		32.768	50	kHz

Notes 1. Average output current is the average value of a 100 ms interval.

2. The sum of IOL(peak) for ports $P0a/CS_0 - P07/A17$, P1a/A8/D8 - P17/A15/D15, P2a/Aa/D0 - P27/A7/D7, P3a/WEL - P33/HLDA and P8 must be 80 mA or less, the sum of IOH(peak) for ports $P0a/CS_0 - P07/A17$, P1a/A8/D8 - P17/A15/D15, P2a/Aa/D0 - P27/A7/D7, P3a/WEL - P33/WEL -


3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".

4. The maximum value of $f(X_{IN}) = 6$ MHz when the main clock division selection bit = "1".



New product

Limits Symbol Parameter Test conditions Unit Min. Max. Тур. High-level output voltage P00/CS0 - P07/A17, P10/A8/D8 - P17/A15/D15, Vcc = 5 V, IOH = -10 mA3 P20/A0/D0 - P27/A7/D7, P33/HLDA, P42/ (1, Vон V P43 - P47, P50 - P57, P60 - P67, P70 - P77, Vcc = 3 V, IOH = -1 mA 2.5 P80-P87 High-level output voltage P00/CS0 - P07/A17, P10/A8/D8 - P17/A15/D15, Vон Vcc = 5 V, IOH = $-400 \mu A$ 4.7 V P20/A0/D0 - P27/A7/D7, P33/HLDA, P42/ 0 1 Vcc = 5 V, Iон = -10 mA 3.1 Voh High-level output voltage P30/WEL, P31/WEH, P32/ALE 4.8 Vcc = 5 V, IOH = -400 μ A V 2.6 Vcc = 3 V, IoH = -1 mA3.4 Vcc = 5 V, Iон = -10 mA Vон High-level output voltage RDE 4.8 V Vcc = 5 V, IOH = $-400 \ \mu A$ Vcc = 3 V, IoH = -1 mA2.6 Low-level output voltage P00/CS0 - P07/A17, P10/A8/D8 - P17/A15/D15, Vcc = 5 V, IoL = 10 mA2 Voi P20/A0/D0 - P27/A7/D7, P33/HLDA, P42/ \$ 1, V P43, P54 - P57, P60 - P67, P70 - P77, Vcc = 3 V, IoL = 1 mA0.5 P80 - P87 Vcc = 5 V, IoL = 16 mA1.8 V Vol Low-level output voltage P44 - P47, P50 - P53 Vcc = 3 V, IoL = 10 mA 1.5 Low-level output voltage P00/CS0 - P07/A17, P10/A8/D8 - P17/A15/D15, Vol Vcc = 5 V, IoL = 2 mA0.45 V P20/A0/D0 - P27/A7/D7, P33/HLDA, P42/ 0 1 Vcc = 5 V, IoL = 10 mA1.9 Vol Low-level output voltage P30/WEL, P31/WEH, P32/ALE Vcc = 5 V, IoL = 2 mA0.43 V $V_{CC} = 3 V$, $I_{OL} = 1 mA$ 0.4 $V_{CC} = 5 V. I_{OL} = 10 mA$ 1.6 Voi $V_{CC} = 5 V$, $I_{OL} = 2 mA$ Low-level output voltage RDE 0.4 V Vcc = 3 V, IoL = 1 mA0.4 Hysteresis HOLD, RDY, TA0IN - TA4IN, TB0IN - TB2IN, Vcc = 5 V1 0.4 VT+ - VT-V INTo - INT2, ADTRG, CTS0, CTS1, CTS2, CLK0, Vcc = 3 V0.7 0.1 CLK1, CLK2, KI0 - KI3 Vcc = 5 V0.2 0.5 VT+-VT-V Hysteresis RESET Vcc = 3 V0.1 0.4 Vcc = 5 V0.1 0.4 VT+-VT-Hysteresis XIN V Vcc = 3 V0.06 0.26 Vcc = 5 V0.4 0.1 VT+-VT-V Hysteresis XCIN (When external clock is input) Vcc = 3 V0.06 0.26 High-level input current P10/A8/D8 - P17/A15/D15, Vcc = 5 V, Vl = 5 V5 P20/A0/D0 - P27/A7/D7, P43 - P47, Iн μA P50 - P57, P60 - P67, P70 - P77, VCC = 3 V, VI = 3 V4 P80 - P87, XIN, RESET, CNVss, BYTE Low-level input current P10/A8/D8 - P17/A15/D15, VCC = 5 V, VI = 0 V-5 P20/A0/D0 - P27/A7/D7, P43 - P47, ١L μΑ P50 - P53, P60, P61, P65 - P67, P70 - P77, -4 VCC = 3 V, VI = 0 VP80 - P87, XIN, RESET, CNVss, BYTE $V_{I} = 0 V$ Low-level input current P54 - P57, P62 - P64 -5 Vcc = 5 VцΑ without a pull-up lı∟ Vcc = 3 V -4 transistor VI = 0 V, Vcc = 5 V -0.25 -0.5 -1.0 mΑ with a pull-up Vcc = 3 V -0.08 -0.18 -0.35 transistor 2 VRAM RAM hold voltage V When clock is stopped.





New product

Symbol	Parameter		Test conditions		Limits		Unit
-,				Min.	Тур.	Max.	Unit
			Vcc = 5 V, f(X N) = 12 MHz (square waveform), $(f(f_2) = 6$ MHz), f(XC N) = 32.768 kHz, in operating (Note 1)		5.4	10.8	mA
			Vcc = 3 V, f(X N) = 12 MHz (square waveform), $(f(f_2) = 6$ MHz), $f(X_{C N}) = 32.768$ kHz, in operating (Note 1)		3.6	7.2	mA
Icc	Power source is in use, output	When external bus is in use, output pins are open, and	Vcc = 3 V, f(X N) = 12 MHz (square waveform), $(f(f_2) = 0.75 \text{ MHz}),$ $f(X_{C N}) : \text{ Stopped},$ in operating		0.5	1.0	mA
		other pins are Vss.	$ Vcc = 3 V, \\ f(X_{IN}) = 12 \text{ MHz (square waveform)}, \\ f(X_{CIN}) = 32.768 \text{ kHz}, \\ when a WIT instruction is executed (Note 2) $	5	6	12	μΑ
			Vcc = 3 V, f(XIN) : Stopped, f(XCIN) = 32.768 kHz, in operating (Note 3)		40	80	μΑ
			Vcc = 3 V, $f(X_{IN})$: Stopped, $f(X_{CIN}) = 32.768 \text{ kHz}$, when a WIT instruction is executed (Note 4)		3	6	μA
			Ta = 25 °C, when clock is stopped			1	μA
			Ta = 85 °C, when clock is stopped			20	μA

ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -40 to +85 °C, unless otherwise noted)

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".

2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".

3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.

4. This applies when the Xcout drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V, Vss = AVss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note))

Symbol	Parameter	Test conditions		Unit		
Cymbol			Min.	Typ. Max.	Unit	
—	Resolution	VREF = VCC			10	Bits
—	Absolute accuracy	VREF = VCC			± 3	LSB
RLADDER	Ladder resistance	VREF = VCC	10		25	kΩ
t CONV	Conversion time		19.6			μS
VREF	Reference voltage		2.7		Vcc	V
VIA	Analog input voltage		0		Vref	V

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.





TIMING REQUIREMENTS (Vcc = 2.7 - 5.5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note 1)) **Notes 1.** This applies when the main clock division selection bit = "0" and f(f2) = 6 MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Lir	Unit	
		Min.	Max.	
tc	External clock input cycle time (Note 1)	83		ns
tw(H)	External clock input high-level pulse width (Note 2)	33		ns
tw(L)	External clock input low-level pulse width (Note 2)	33		ns
tr	External clock rise time		15	ns
tr	External clock fall time		15	ns

Notes 1. When the main clock division selection bit = "1", the minimum value of $t_c = 166$ ns.

2. When the main clock division selection bit = "1", values of $t_{W(H)} / t_c$ and $t_{W(L)} / t_c$ must be set to values from 0.45 through 0.55.

Microprocessor mode

Symbol	Parameter		mits	Unit
Symbol	Falameter	Min.	Max.	
tsu(P4D–RDE)	Port P4 input setup time	200		ns
tsu(P5D–RDE)	Port P5 input setup time	200		ns
tsu(P6D–RDE)	Port P6 input setup time	200		ns
tsu(P7D-RDE)	Port P7 input setup time	200		ns
tsu(P8D-RDE)	Port P8 input setup time	200		ns
th(RDE-P4D)	Port P4 input hold time	0		ns
th(RDE-P5D)	Port P5 input hold time	0		ns
th(RDE-P6D)	Port P6 input hold time	0		ns
th(RDE-P7D)	Port P7 input hold time	0		ns
th(RDE-P8D)	Port P8 input hold time	0		ns
tsu(D–RDE)	Data input setup time	80		ns
tsu(RDY− ♦ 1)	RDY input setup time	80		ns
tsu(HOLD- ϕ 1)	HOLD input setup time	80		ns
th(RDE–D)	Data input hold time	0		ns
th(ϕ 1–RDY)	RDY input hold time	0		ns
th(HOLD input hold time	0		ns



New product

16-BIT CMOS MICROCOMPUTER

M37735S4LHP

Timer A input (Count input in event counter mode)

Symbol	Parameter		Limits		
		Min.	Max.	Unit	
tc(TA)	TAil input cycle time	250		ns	
tw(TAH)	TAin input high-level pulse width	125		ns	
tw(TAL)	TAin input low-level pulse width	125		ns	

Timer A input (Gating input in timer mode)

Symbol	Parameter		Limits		
Gymbol		Min.	Max.	Unit	
tc(TA)	TAin input cycle time (Note)	666		ns	
tw(TAH)	TAin input high-level pulse width (Note)	333		ns	
tw(TAL)	TAin input low-level pulse width (Note)	333		ns	

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter			Lir	nits	Unit	
Symbol			100		Min.	Max.	Unit
tc(TA)	TAin input cycle time (Note)		8/	é.	333		ns
tw(TAH)	TAin input high-level pulse width	100			166		ns
tw(TAL)	TAin input low-level pulse width	1	9		166		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS".

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter		Limits		
Symbol	Falanelei	Min.	Max.	Unit	
tw(TAH)	TAin input high-level pulse width	166		ns	
tw(TAL)	TAilN input low-level pulse width	166		ns	

Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Lin	Unit		
			Min.	Max.	
tc(UP)	TAiout input cycle time		3333		ns
tw(UPH)	TAiout input high-level pulse width		1666		ns
tw(UPL)	TAiout input low-level pulse width		1666		ns
tsu(UP–Tı⊳)	TAiout input setup time		666		ns
th(Tıℕ–UP)	TAiout input hold time		666		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter		Limits		
Symbol		Min.	Max.	Unit	
tc(TA)	TAjiN input cycle time	2000		ns	
tsu(TAjın–TAjout)	TAjiN input setup time	500		ns	
tsu(TAjout–TAjin)	TAjout input setup time	500		ns	



M37735S4LHP



16-BIT CMOS MICROCOMPUTER

Timer B input (Count input in event counter mode)

Symbol	Parameter	Lir	1.1.4.14	
Symbol		Min.	Max.	Unit
tc(TB)	TBin input cycle time (one edge count)	250		ns
tw(TBH)	TBin input high-level pulse width (one edge count)	125		ns
tw(TBL)	TBin input low-level pulse width (one edge count)	125		ns
tc(TB)	TBin input cycle time (both edges count)	500		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	250		ns
tw(TBL)	TBin input low-level pulse width (both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter		Limits	
Symbol		Min.	Max.	Unit
tc(TB)	TBin input cycle time (Note)	666		ns
tw(TBH)	TBin input high-level pulse width (Note)	333		ns
tw(TBL)	TBin input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Unit
	T ardineter	Min.	Max.	
tc(TB)	TBin input cycle time (Note)	666		ns
tw(TBH)	TBin input high-level pulse width (Note)	333		ns
tw(TBL)	TBin input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

A-D trigger input

Symbol	Lir	Unit		
Cymbol		Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1333		ns
tw(ADL)	ADTRG input low-level pulse width	166		ns

Serial I/O

Symbol	Parameter	Lir	Unit	
	T dramotor	Min.	Max.	
tc(CK)	CLKi input cycle time	333		ns
tw(CKH)	CLKi input high-level pulse width	166		ns
tw(CKL)	CLKi input low-level pulse width	166		ns
td(C–Q)	TxDi output delay time		100	ns
th(C–Q)	TxDi hold time	0		ns
tsu(D–C)	RxDi input setup time	65		ns
th(C–D)	RxDi input hold time	75		ns

External interrupt INTi input, key input interrupt Kli input

Symbol Parameter	Parameter	Lin	Unit	
	i alametei	Min.	Max.	Unit
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns
tw(KIL)	Kli input low-level pulse width	250		ns







DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol Parameter		Limits	Unit	
Gymbol			Max.	Unit
tc(TA)	TAin input cycle time	$\frac{8 \times 10^9}{2 \bullet f(f_2)}$		ns
tw(TAH)	TAiın input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
tw(TAL)	TAiın input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits	Unit	
Cymbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits	- Unit
Cymbol		Min. Max.	Unit
tc(TB)	TBin input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$	ns
tw(TBH)	TBin input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$	ns
tw(TBL)	TBin input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$	ns

Note. f(f2) represents the clock f2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".





SWITCHING CHARACTERISTICS

(Vcc = 2.7 - 5.5 V, Vss = 0 V, Ta = -40 to +85°C, f(XIN) = 12 MHz, unless otherwise noted (Note))

Microprocessor mode

Symbol	Parameter	Test conditions	Lir	Unit	
Gymbol	Tarameter			Max.	
td(WE–P4Q)	Port P4 data output delay time			300	ns
td(WE–P5Q)	Port P5 data output delay time			300	ns
td(WE–P6Q)	Port P6 data output delay time	Fig. 14		300	ns
td(WE–P7Q)	Port P7 data output delay time			300	ns
td(WE–P8Q)	Port P8 data output delay time			300	ns

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.




Fig. 14 Measuring circuit for each pin





Microprocessor mode

(Vcc = 2.7 - 5.5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note 1))

Symbol	Parameter	(Note 2)	Test	Lin	nits	Linit
Symbol	i arameter	Wait mode	conditions	Min.	Max.	Unit
td(CS–WE)	Chip-select output delay time	No wait Wait 1		20		ns
td(CS-RDE)		Wait 0		182		ns
th(WE–CS) th(RDE–CS)	Chip-select hold time			4		ns
td(An–WE)		No wait		20		ns
td(An–RDE)	Address output delay time	Wait 1 Wait 0		182		ns
td(A–WE)		No wait		20		ns
td(A–RDE)	Address output delay time	Wait 1 Wait 0		162		ns
th(WE–An)	Address hold time	Trait o		40		ns
th(RDE–An)						
tw(ALE)	ALE pulse width	No wait Wait 1		40		ns
()		Wait 0	2	123		ns
		No wait	Fig. 14	10		ns
tsu(A–ALE)	Address output setup time	Wait 1 Wait 0		93		ns
		No wait				
th(ALE–A)	Address hold time	Wait 1		9		ns
		Wait 0		40		ns
td(ALE-WE)	ALE output delay time	No wait Wait 1		4		ns
td(ALE-RDE)		Wait 0] [40		ns
td(WE–DQ)	Data output delay time				90	ns
th(WE–DQ)	Data hold time			40		ns
		No wait		131		ns
tw(WE)	WEL/WEH pulse width	Wait 1 Wait 0		298		ns
tpxz(RDE–DZ)	Floating start delay time	I	1		10	ns
tpzx(RDE–DZ)	Floating release delay time		1 1	53		ns
		No wait	1 1	128		ns
tw(RDE)	RDE pulse width	Wait 1 Wait 0		295		ns
td(RSMP–WE) td(RSMP–RDE)	RSMP output delay time			25		ns
th(φ 1–RSMP)	RSMP hold time			0		ns
td(WE- φ 1) td(RDE- φ 1)				0	30	ns
$td(RDE = \psi 1)$ $td(\psi 1 - HLDA)$	HLDA output delay time				120	ns
Ψ · · · · · · · · · · · · · · · · · ·						1

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1". Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".





16-BIT CMOS MICROCOMPUTER

Symbol	Parameter		Limits		Unit
•		Wait mode	Min.	Max.	
t		No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
td(CS–WE)	Chip-select output delay time	Wait 1			
td(CS–RDE)		Wait 0	$\frac{3 \times 10^9}{2^{\bullet} f(f_2)} - 68$		ns
th(WE–CS)	Chip-select hold time		4		ns
th(RDE–CS)					
		No wait	$\frac{1 \times 10^9}{2}$ - 63		ns
td(An–WE)	Address output delay time	Wait 1	$\frac{2 \bullet f(f_2)}{2 \lor 40^9}$		-
t d(An–RDE)		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		ns
		No wait	1 ¥ 109		
td(A–WE)		Wait 1	$\frac{1 \times 10}{2 \cdot f(f_2)} - 63$		ns
td(A–RDE)	Address output delay time	Wait 0	$\frac{3 \times 10^9}{2000} - 88$		
		wait 0	2 • f(f2)		ns
th(WE–An)	Address hold time		$\frac{1 \times 10^9}{1 \times 10^9} - 43$		ns
th(RDE–An)			2 • f(f2) - 43		
		No wait	$\frac{1 \times 10^9}{2 \times 10^9} - 43$		ns
tw(ALE)	ALE pulse width	Wait 1	$2 \cdot f(f_2)$ 2 × 10 ⁹ 42		
		Wait 0	$\frac{-2 \cdot f(f_2)}{2 \cdot f(f_2)} = 43$		ns
		No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 73$		
	Address output setup time	Wait 1	$-2 \cdot f(f_2) - 73$		ns
tsu(A–ALE)			$\frac{2 \times 10^9}{2} - 73$		
		Wait 0	$-2 \cdot f(f_2) = 73$		ns
	Address hold time	No wait	9		ns
th(ALE–A)		Wait 1			
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
		No wait			
td(ALE–WE)	ALE output delay time	Wait 1	4		ns
td(ALE-RDE)	ALE output delay time		$\frac{1 \times 10^9}{2} - 43$		
		Wait 0	$2 \cdot f(f_2) = 43$		ns
td(WE–DQ)	Data output delay time			90	ns
t h(WE–DQ)	Data hold time		$\frac{1 \times 10^9}{2 \times 6^{4}} - 43$		ns
			$\frac{2 \cdot f(f_2)}{2 \times 10^9} - 43$		
		No wait	$\frac{2 \times 10^{\circ}}{2 \cdot f(f_2)} - 35$		ns
tw(WE)	WEL/WEH pulse width	Wait 1	1 ¥ 109		-
		Wait 0	$\frac{4 \times 10}{2 \cdot f(f_2)} - 35$		ns
tpxz(RDE–DZ)	Floating start delay time		- ·(·-/	10	ns
,			$\frac{1 \times 10^9}{-30}$	-	
tpzx(RDE–DZ)	Floating release delay time		$-2 \cdot f(f_2) = 30$		ns
		Nowoit	$\frac{2 \times 10^9}{-38}$		ne
tw(RDE)	RDE pulse width	No wait	2 • f(f2)		ns
		Wait 1	$\frac{4 \times 10^9}{2000} - 38$		ns
		Wait 0	2 • f(f2)		+
td(RSMP-WE)	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 58$		ns
td(RSMP-RDE) th(\ of 1-RSMP)			0		
$td(WE - \phi 1)$	RSMP hold time		U		ns
td(WE=	φ 1 output delay time		0	30	ns


Bus timing data formulas (Vcc = 2.7 - 5.5V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz (Max.), unless otherwise noted (Note1))

Notes 1. This applies when the main clock division selection bit = "0".

2. f(f2) represents the clock f2 frequency.


For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".








M37735S4LHP





MITSUBISHI MICROCOMPUTERS


M37735S4LHP





M37735S4LHP

16-BIT CMOS MICROCOMPUTER




New product

• Input timing voltage : VIL = 0.2VCC, VIH = 0.8VCC • Output timing voltage : VOL = 0.8 V, VOH = 2.0 V







Renesas Technology Corp.

• Output timing voltage : VoL = 0.8 V, VoL = 2.0 V • Data input DmIN : VIL = 0.16 Vcc, VIH = 0.5 Vcc

Microprocessor mode (No wait : When wait bit = "1")

New product



th(\$ 1-RSMP)

- Vcc = 2.7 5.5 V

- Data input DmIN : VIL = 0.16 Vcc, VIH = 0.5 Vcc
- Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

td(RSMP-WE)

- Test conditions

- RDE
- WEL, WEH

tw(1)

tw(H)

td(WE− \ 1)

td(CS-WE

tw(ALE)

td(A-WE)

td(ALE-WE) ← th(ALE-A) tsu(A-ALE) Am/Dm Address Data

td(An-WE)

- $\overline{CS_0} \overline{CS_4}$

An

ALE

Dmin

RSMP

- **(**1

XIN

Microprocessor mode (Wait 1 : The external area is accessed when wait bit = "0" and wait selection bit = "1".)

th(WE-CS)

th(WE-An)

td(ALE-RDE)

th(WE-DQ)

td(A-RDE)

Address

Address

td(WE–DQ)

tw(WE)

td(WE−♦ 1)

td(RDE- ϕ 1)

td(RDE- ϕ 1)

td(CS-RDE)

Address

tpxz(RDE-DZ)

tsu(D-RDE)

Data

tw(RDE)

td(RSMP-RDE)

td(An-RDE)



th(RDE-CS)

th(RDE–An)

tpzx(RDE-DZ)

Address

← th(RDE–D)

- - - - -

MITSUBISHI MICROCOMPUTERS M37735S4LHP


32

New product



• Vcc = 2.7 - 5.5 V

• Output timing voltage : VoL = 0.8 V, VoH = 2.0 V • Data input DmIN : VIL = 0.16 Vcc, VIH = 0.5 Vcc



Microprocessor mode (Wait 0 : The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)

New product

16-BIT CMOS MICROCOMPUTER


MITSUBISHI MICROCOMPUTERS M37735S4LHP

33



16-BIT CMOS MICROCOMPUTER

PACKAGE OUTLINE



E01-





MITSUBISHI MICROCOMPUTERS M37735S4LHP

MEMO

New product

New product

16-BIT CMOS MICROCOMPUTER

ot RenesasTechnologyCorp.

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples
- contained in these materials.
- contained in these materials. All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubish Electric Corporation is necessary to reprint or reproduce in whole or in part these materials If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

© 1996 MITSUBISHI ELECTRIC CORP. H-LF430-A KI-9606 Printed in Japan (ROD) II New publication, effective Jun. 1996. Specifications subject to change without notice.

