

M66239FP

High Speed Standard Clock Generator With Frequency Synthesizer

REJ03E0002-0100 Rev.1.00 Mar 16, 2005

Description

M66239FP is high speed synchronizing clock generator with frequency synthesizer which is fabricated by high performance silicon gate CMOS process technology.

It is able to output clock in sync with external trigger. And it features excellent synchronizing precision (sync accuracy: jitter) over a wide range frequency band.

Also, it has frequency synthesizer function which is able to modulate input frequency by resister setting before normal operation. Frequency modulation resolution is high accuracy 0.01%.

And in order to process the Y/M/C/K printing signal processing by 1 chip, M66239FP integrate fore synchronizing clock generator macro with frequency synthesizer function.

Also, this part can use various applications as frequency synthesizer LSI.

Features


- Power supply voltage: Single 3.3 V
- Frequency band: 28 MHz to 100 MHz
- Synchronizing precision (jitter): $\Delta T = \pm 1.5$ ns
- Output clock type
 - (1) Sync clock output (CKO)
 - (2) Sync clock output inverted CKO (CKOB)
 - (3) One-shot pulse output (PULSE)
 - (4) Continuous clock output (CLKO: asynchronous to trigger)
- Trigger edge: Polarity (positive/negative) selectable
- Output clock phase control: T/8 step resolution (T: clock period)
- Frequency synthesizer type
 - (1) Offset type modulation
 - (2) Triangle type modulation
 - (3) Polygon type modulation
- Frequency modulation resolution: 0.01%
- Output clock center frequency modulation: 0.01% step/Maximum ±2.55%
- Output clock peak frequency modulation: 0.01% step/Maximum ±2.55%
- Output clock modulation period: 16 bit resister setting
- Output clock modulation start position: 10 bit resister setting
- Output clock disable function: Disable CKOB and PULSE by OE pin control
- Integrated 4 synchronizing clock generator macro with frequency synthesizer function

Application

Digital color copier/Digital color laser beam printer




Block Diagram





Pin Configuration






Pin Description


Pin Name	I/O	Function
MCLK	I	Input clock.
SCLK	Ι	Serial resister clock input.
SENABLE	I	Serial resister enable input.
		H level: disable, L level: enable
SDATAIN	I	Serial resister data input.
RESET	I	System reset input. When set to "L", system reset function.
		Reset function initialize all resister data to the default settings.
FSET<2:0>	I	Frequency range settings correspond to MCLK frequency.
MODE	Ι	Trigger edge polarity (positive/negative) select.
		H level: negative edge mode, L level: positive edge mode
TR	I	Trigger input for clock outputs.
CLKO	0	Continuous clock output. CLKO is asynchronous clock output to trigger.
СКО	0	Sync. clock output. Synchronized with trigger signal.
СКОВ	0	Sync. clock output. Synchronized with trigger signal.
		CKOB is inverted clock of CKO.
PULSE	0	Sync. clock output. Synchronized with trigger signal.
		PULSE is one-shot pulse synchronized with CKO.
SDATAOUT	0	Serial resister data output.
OE	I	Output enable control.
		H level: CKOB and PULSE will be disabled.
		L level: All clock outputs will be enabled.
TEST<7:0>	Ι	Test control input. Set to "L".
TESTP<4:1>	0	Test control input. Set to open.
TESTN<4:1>		
DVCC	I	Digital block VDD and GND.
DGND		
AVCC AGND	I	Analog block VDD and GND.
PLL VCC PLL GND	I	PLL block VDD and GND.
DAC VCC		DA converter \/DD and CND
DAC VCC DAC GND		DA converter VDD and GND.
DAC GND		1



Whole Block Diagram



Unit Channel Block Diagram



Function Summary

Sync Clock Generation Function

M66239FP has standard clock generator function, it is able to output clock in sync with external trigger TR. And it features excellent synchronizing precision (sync accuracy: jitter) over a wide range frequency band.

Sync clock output timing is determined by trigger input signal edge. Trigger edge polarity (positive/negative) is selectable by MODE input.

Time-lag between trigger input signal edge and sync clock output equals the sum of clock input signal "L" pulse width and M66239FP internal delay.

Variation in this lag (Δt) is ±1.5ns, ensuring excellent synchronizing accuracy.

There are three types of outputs: synchronous clock output (CKO), synchronous clock inverted output (CKOB), and one-shot pulse output (PULSE).

Synchronous clock output CKO is the same frequency as clock input signal MCLK. Synchronous clock inverted output CKOB is inverted signal of sync clock CKO. PULSE is one-shot pulse output which is almost equal to two cycles. All three sync outputs are suspended when trigger input signal is on "H" level when MODE is "H", and "L" level when MODE is "L" level. During these period, CKO and PULSE stay on "L" level, CKOB stay on "H" level.

Also, start phase of 3 sync. clocks are controlled by T/8 steps (T: Clock Period).

T/8 steps resolution is controlled by serial resister setting.

M66239FP integrate four synchronizing clock generator macro with frequency synthesizer function.

Frequency Modulation Function

M66239FP is able to modulate sync. clock frequency.

Frequency modulation profile is controlled by serial resister. Serial resister is controlled by serial input clock (SCLK), serial input enable (SENABLE) and serial input data (SDATAIN).

When SENABLE is "L" level, SDATAIN is able to write to serial input resister by SCLK. SDATAIN is composed by 4 bit address + 3 bit W/R distinction + 16 bit resister data.

After write operation completed, it can be able to confirm the resister status using read operation to serial input resister.


Resister setting is as follows.

(1)	Operation mode	: Resister 1
(2)	Frequency modulation period (Trate)	: Resister 2
(3)	Frequency modulation start position (Tstart)	: Resister 3
(4)	Output center frequency (fcenter)	: Resister 4
(5)	Output peak frequency (fpeak)	: Resister 5
(6)	1st.pole position (1stPole)	: Resister 6
(7)	2nd.pole position (2ndPole)	: Resister 7
(8)	3rd.pole position (3rdPole)	: Resister 8
(9)	4th.pole position (4thPole)	: Resister 9
(10)	1st.Pole frequency (f1stPole)	: Resister 10
(11)	3rd.Pole frequency (f3rdPole)	: Resister 11

There are four operation modes, center frequency offset type modulation (mode1), triangle type modulation (mode2 and 3), and polygon type modulation (mode4).



Sync. Clock Generation Operation Timing



Trigger Mode 1 (Negative edge operation: MODE = "H")



Trigger Mode 2 (Positive edge operation: MODE = "L")




Figure 2 Trigger Mode 2

- Notes: 1. t_{ss} (CKO, CKOB and PULSE) equals the sum of input clock "L" width and α . Value α refers to internal delay in M66239FP. Under environment where temperature and VCC do not change, value α and t_{ss} are kept constant approximately. Dispersion of t_{ss} under such conditions is defined as Δt (synchronizing precision: jitter).
 - 2. Outputs (CKO, CKOB and PULSE) are unknown until twice trigger pulse input TR reaches after power-on.
 - 3. Internal trigger signal is generated by EXOR of TR and MODE signal.



Sync. Clock Phase Timing

M66239FP is able to control the phase of sync clock outputs (CKO, CKOB, PULSE) as each T/8 step. (T: clock period)

This phase shift control is set up by serial input resister No. 13.

Also, 1st edge phase (= (1) position) of sync clock outputs is not shifted, and 2nd edge phase (= (2) position) of sync clock outputs is either not shifted position or resister set position, after 3rd edge phase (= (3) position) of sync clock outputs is shift as resister settings.

MCLK TR CKO CKOB PULSE CLKO TR Т (2) (1)(3)Phase shift = 0 set Phase shift = $(T/8) \times 1$ set Phase shift = (T/8)×2 set Phase shift = $(T/8) \times 3$ set СКО Phase shift = $(T/8) \times 4$ set Phase shift = (T/8)×5 set Phase shift = $(T/8) \times 6$ set Phase shift = $(T/8) \times 7$ set t_{ss(CKO)} each T/8 step Notes: 1. 1st edge phase of sync clock output is not shifted. 2nd edge phase of sync clock output is either not shifted position or resistor set position, 3rd edge phase of sync clock output is shift as resistor settings. 2. It can set T/8 step resolution, but if T/8 is less than synchronizing precision (jitter) +/- 1.5 ns, it may be not able to realize such high step resolution. T/8 is not guarantee value which is taken into account the jitter and noise.

CLKO output can not use this phase shift function because CLKO is asynchronous clock output to trigger.

Figure 3 Sync. Clock Phase Timing



Frequency Modulation Operation Timing

Function Mode 1

Mode 1 is frequency offset type modulation. Output clock frequency keep Fcenter-freqency.

Frequency modulation is set by serial input resister.

(1) Operation mode

- : Resister 1
- (2) Frequency modulation start position (Tstart) : Resister 3
- (3) Output center frequency (fcenter) : Resister 4




Figure 4 Operation Timing of Mode 1




Function Mode 2

Mode 2 is triangle modulation type as following.

Frequency modulation is set by serial input resister.

- Operation mode
 Resister 1
 Frequency modulation period (Trate)
 Resister 2
- (3) Frequency modulation start position (Tstart) : Resister 3
- (4) Output center frequency (fcenter) : Resister 4
- (5) Output peak frequency (fpeak): Resister 5
- (6) 1st.pole position (1stPole)
- (7) 2nd.pole position (2ndPole) : Resister 7



: Resister 6

Figure 5 Operation Timing of Mode 2




Function Mode 3

Mode 3 is triangle modulation type as following.

Frequency modulation is set by serial input resister.

- Operation mode
 Resister 1
 Frequency modulation period (Trate)
 Resister 2
- (2) Frequency modulation period (frac)
 (3) Frequency modulation start position (Tstart)
 : Resister 3
- (4) Output center frequency (fcenter)(4) Resister 4
- (5) Output peak frequency (fpeak)(5) Resister 5
- (6) 1st.pole position (1stPole)
- (7) 2nd.pole position (2ndPole) : Resister 7



: Resister 6

Figure 6 Operation Timing of Mode 3




Function Mode 4

Mode 4 is polygon modulation type as following.

Frequency modulation is set by serial input resister.

(1)	Operation mode	: Resister 1
(2)	Frequency modulation period (Trate)	: Resister 2
(3)	Frequency modulation start position (Tstart)	: Resister 3
(4)	Output center frequency (fcenter)	: Resister 4
(5)	Output peak frequency (fpeak)	: Resister 5
(6)	1st.pole position (1stPole)	: Resister 6
(7)	2nd.pole position (2ndPole)	: Resister 7
(8)	3rd.pole position (3rdPole)	: Resister 8
(9)	4th.pole position (4thPole)	: Resister 9
(10)	1st.Pole frequency (f1stPole)	: Resister 10

- (11) 3rd.Pole frequency (f3rdPole)
- : Resister 11



- 3. F3rdpole and Fpeak+ must set higher frequency than Fcenter.
 - F1stpole and Fpeak- must set lower frequency than Fcenter.

Figure 7.1 Operation Timing of Mode 4 (1)



Function Mode 4 (cont.)

Mode 4 is polygon modulation type as following.

Frequency modulation is set by serial input resister.

(1)	Operation mode	: Resister 1
(2)	Frequency modulation period (Trate)	: Resister 2
(3)	Frequency modulation start position (Tstart)	: Resister 3
(4)	Output center frequency (fcenter)	: Resister 4
(5)	Output peak frequency (fpeak)	: Resister 5
(6)	1st.pole position (1stPole)	: Resister 6
(7)	2nd.pole position (2ndPole)	: Resister 7
(8)	3rd.pole position (3rdPole)	: Resister 8
(9)	4th.pole position (4thPole)	: Resister 9
(10)	1st.Pole frequency (f1stPole)	: Resister 10

- (10) 1st.Pole frequency (f1stPole)
- (11) 3rd.Pole frequency (f3rdPole)
- : Resister 11




Figure 7.2 Operation Timing of Mode 4 (2)



CLKO Operation Timing

The CLKO output is the continuation clock output that frequency modulation is worked like CKO but to be in the asynchronous relation with TR. Of the operation timing specified in operation mode 4 in the figure below by it but the other operation mode is same.

Also, because CLKO is continuation clock output before synchronous clock generation circuit, phase relation during 4 channel is not guaranteed.




Figure 8 CKO (upper) and CLKO (lower)

Frequency Modulation Resister Setting (Write Operation)

Write Operation

Frequency modulation is set by serial input resister. Serial input resister is controlled by serial input clock (SCLK), serial input enable (SENABLE) and serial input data (SDATAIN).

When SENABLE is "L" level, SDATAIN is written to serial input resister by SCLK. SDATAIN is composed by 4 bit address + 3 bit W/R distinction data + 16 bit resister data.

After SENABLE change to "H", more than 20 dummy SLCK cycle is needed.




Figure 9 Frequency Modulation Resister Setting (Write Operation)



Frequency Modulation Resister

Resister		Address	Bit	Setting Range	Default Value	
Name	Function	A3 A0	Number	D15 ··· D0	D15 ··· D0	Unit 1LSB
Resister 1	Operation mode	0000	3 bit	min 000000000000000000000000000000000000	0000000000000001(1 dec)	—
					* Mode1 when 1 dec	
Resister 2	Modulation period	0001	16 bit	min 0000010111011100 max 11111111111111111	0010000000000000(8192 dec)	MCLK cycle
Resister 3	Modulation start position	0010	10 bit	min 0000000001100100 max 0000001111111111	000000010000000(256 dec)	MCLK cycle
Resister 4	Center frequency	0011	9 bit	min 00000000000000000 max 0000000111111111 * -2.55% when min. value * +2.55% when max. value	000000010000000(256 dec) * 0% when 256 dec * Modulate to + side more than 256 dec * Modulate to – side less than 256 dec	MCLK frequency ×0.01%
Resister 5	Peak frequency	0100	8 bit	min 0000000000011110 max 0000000011111111 * ±0.30% when min. value * ±2.55% when max. value	0000000011111111(255 dec) * ±2.55% when 255 dec	MCLK frequency ×0.01%
Resister 6	1st-pole position	0101	16 bit	min 0000000111110100 max 100111111111111	0000011001100110(1638 dec)	MCLK cycle
Resister 7	2nd-pole position	0110	16 bit	min 0000000111110100 max 1001111111111111	0000110011001100(3276 dec)	MCLK cycle
Resister 8	3rd-pole position	0111	16 bit	min 0000000111110100 max 1001111111111111	0001001100110010(4914 dec)	MCLK cycle
Resister 9	4th-pole	1000	16 bit	min 0000000111110100 max 1001111111111111	0001100110011000(6552 dec)	MCLK cycle
Resister 10	1st-pole frequency (Mode 4)	1001	9 bit	min 000000000000000000 max 0000000111111111 * -2.55% when min. value * +2.55% when max. value	000000001000000(128 dec) *-1.28% when 128 dec	MCLK frequency ×0.01%
Resister 11	3rd-pole frequency (Mode 4)	1010	9 bit	min 00000000000000000 max 0000000111111111 * -2.55% when min. value * +2.55% when max. value	000000011000000(384 dec) * +1.28% when 384 dec	MCLK frequency ×0.01%
Resister 12	Modulation resolution	1011	1 bit	min 000000000000000000 max 000000000000000000000000000000000000	00000000000000000000000000000000000000	_
Resister 13	Output phase control	1100	3 bit	min 00000000000000000 max 0000000000000111 * Delay 0 when min. * Delay 7T/8 when max.	00000000000000000000000000000000000000	T/8 (Clock cycle)

Notes: 1. Set to the following value for resister 1.

For operation mode 1: "000000000000001"
For operation mode 2: "0000000000000010"

• For operation mode 3: "000000000000011"

• For operation mode 4: "00000000000000000"

2. Resister 12 must not change.

3. Above table intend to setting available value of resister, practical limits are described in page 20.

4. Resister 13 is for phase control of sync clock output.

5. If the default value of above resister use, write operation to all resister must be done.

6. Resister 6 to 9 refer to following.

• 1st Pole = Tspace1

• 2nd Pole = Tspace1 + Tspace2

• 3rd Pole = Tspace1 + Tspace2 + Tspace3

• 4th Pole = Tspace1 + Tspace2 + Tspace3 + Tspace4



Frequency Modulation Resister Setting (Read Operation)

Read Operation

After write operation completed, it can confirm the resister status using read operation to serial input resister.

When SENABLE is "L" level, SDATAIN is written to serial input resister by SCLK. SDATAIN is composed by 4 bit address + 3 bit W/R distinction data. After SENABLE change to "H", more than 20 dummy SLCK cycle is needed.




Figure 10 Frequency Modulation Resister Setting (Read Operation)



Item	Symbol	Ratings	Unit	Conditions
Supply voltage	Vcc	-0.3 to +4.6	V	
Input voltage	VI	-0.3 to Vcc+0.3	V	
Output voltage	Vo	-0.3 to Vcc+0.3	V	
Storage temperature	Tstg	–55 to +150	°C	
Power dissipation	Pd	2500 * ¹	mW	θja = 30°C/W, Ta = 50°C

Absolute Maximum Ratings

Note: 1. θ ja should be less than 30°C/W, Tjmax should be less than 125°C.

When $\theta ja = 30^{\circ}$ C/W and Tjmax is 125°C, Ta(max) will be 50°C.

PCB needs over 4 layers, over 100 mm \times 100 mm size, over 70% Cu occupied ratio (average value of each layer) roughly.

Please contact to our sales division when you design PCB layout.

Recommended Operating Conditions

ltem	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage	Vcc	3.15	3.3	3.46	V	
Supply voltage	GND	-	0	-	V	
Input voltage	VI	0	—	Vcc	V	
Output voltage	Vo	0	_	Vcc	V	
Operating temperature	Topr	0	_	50	°C	

DC Characteristics

 $(Ta = 0 \text{ to } +50^{\circ}C, Vcc = 3.15 \text{ to } 3.46V, GND = 0V)$

ltem	Symbol	Min	Тур	Мах	Unit	Test Conditions
"H" input voltage	V _{IH}	2.0	—	_	V	
"L" input voltage	V _{IL}		—	0.8	V	
"H" output voltage	V _{OH}	2.4	—		V	I _{OH} = -4 mA
"L" output voltage	V _{OL}		_	0.4	V	I _{OH} = 4 mA
Supply current (static)	lcc (s)		55	100	mA	V _I = Vcc or GND
Supply current (active)	lcc (a)	_	480	700	mA	f_{MCLK} = 100 MHz, f_{SCLK} = 20 MHz,
						C _L = 10 pF, OE = L
		—	440	—		f_{MCLK} = 80 MHz, f_{SCLK} = 20 MHz,
						C _L = 10 pF, OE = L
		—	350	—		f_{MCLK} = 40 MHz, f_{SCLK} = 20 MHz,
						C _L = 10 pF, OE = L
		—	250	_		f_{MCLK} = 20 MHz, f_{SCLK} = 20 MHz,
						C _L = 10 pF, OE = L
"H" input current	I _{IH}	_	—	10	μA	V _I = Vcc
"L" input current	IIL	_	_	-10	μA	V _I = GND
Input capacitance	CI	_	—	10	pF	

Note: The direction of current flowing to the circuit is specified to be positive. (No sign)



Timing Requirements

$(Ta = 0 \text{ to } +50^{\circ}C)$	Vcc = 3.15 to 2	3.46V, G	ND = 0V
(

Item	Symbol	Min	Тур	Мах	Unit	Test Conditions
MCLK frequency	f _{MCLK}	28	_	100	MHz	C _L = 10 pF
MCLK and SCLK clock duty	f DUTY	45	_	55	%	
TR input pulse width	t _{w(TR)}	500	_		ns	
MCLK and SCLK input rising time	tr	—	_	5	ns	
MCLK and SCLK input falling time	t _f	—	_	5	ns	
SDATA, SENABLE set-up time	t _{DS}	5	_	_	ns	
SDATA, SENABLE hold time	t _{DH}	5	_	_	ns	
SCLK frequency	f _{SCLK}	—	_	20	MHz	
Internal PLL lock up time	Tplllock		_	10	ms	
RESET pulse width	t _{w(RESET)}	1	_	—	μs	

Switching Characteristics

$(Ta = 0 \text{ to } +50^{\circ}C, Vcc = 3.15 \text{ to } 3.46V, 0)$	GND = 0	0V)
--	---------	-----

		(,		, ,
ltem	Symbol	Min	Тур	Мах	Unit	Test Conditions
Synchronizing precision (jitter)	Δt	_	_	±1.5	ns	C _L = 10 pF
Sync. clock CKO output start time	t _{ss(CKO)}	—	-	t _{Lp} +50	ns	
Sync. clock CKOB output start time	t _{ss(CKOB)}					
One-shot pulse output start time	t _{ss(PULSE)}	_	_	t _{Lp} +50	ns	
Sync clock CKO output stop time	t _{sp(CKO)}	_	_	40	ns	
Sync. clock CKOB output stop time	t _{sp(CKOB)}					
One-shot pulse width	t _{w(PULSE)}	2 t _p -10	_	2 t _p +10	ns	
Sync. clock CKO output duty	f _{oDUTY(CKO)}	40	_	60	%	
Sync. clock CKOB output duty	f _{oDUTY(CKOB)}					

Notes: 1. $t_p = 1/f_{IN}$, $t_{Lp} = t_p \times (100 - f_{DUTY})/100$

Switching test waveform
 Input pulse level MCLK: 0 to Vcc, TR: 0 to Vcc
 Input clock rising time: 3 ns
 Input clock falling time: 3 ns
 Criteria Voltage MCLK: Vcc/2, TR: 1.3 V, Sync. clock: Vcc/2



		$(Ta = 0 \text{ to } +50^{\circ}C, Vcc = 3.15 \text{ to } 3.46V, GND = 0^{\circ})$				
ltem	Symbol	Min	Тур	Max	Unit	Test Condition
Frequency modulation start position	Tstart	100	256	1023	Cycle	C _L = 10 pF
Frequency modulation period	Trate	1500	8192	65535	Cycle	
Center frequency	Fcenter	±0	—	±2.55	%	
Center frequency resolution	Fstep1	0.01	—	_	%	
Peak frequency (+ side)	Fpeak+	+0.3	—	+2.55	%	
Peak frequency (– side)	Fpeak-	-0.3	—	-2.55	%	
Peak frequency resolution	Fstep2	0.01	—	_	%	
1st.pole position	1stPole	Tstart+500	_	40959	Cycle	
2nd.pole position	2ndPole	1stPole+500	—	40959	Cycle	
3rd.pole position	3rdPole	2ndPole+500	—	40959	Cycle	
4th.pole position	4thPole	3rdPole+500	—	40959	Cycle	
Min cycle between 1stPole and Tstart	Tspace1	500	_	—	Cycle	
Min cycle between 2ndPole and 1stPole	Tspace2	500	—		Cycle	
Min cycle between 3rdPole and 2ndPole	Tspace3	500	—		Cycle	
Min cycle between 4thPole and 3rdPole	Tspace4	500	—		Cycle	
Min cycle between modulation end-4thPole	Tspace5	500	—		Cycle	
Min cycle between modulation end-2ndPole	Tspace6	500	—	_	%	
(In case of mode 2 or mode 3)						
1st.Pole frequency (In case of page 12)	F1stpole	Fcenter-0.1	—	-Fpeak+0.1	%	
1st.Pole frequency (In case of page 13)		Fcenter+0.1	—	+Fpeak–0.1	%	
3rd.Pole frequency (In case of page 12)	F3rdpole	Fcenter+0.1	—	+Fpeak–0.1	%	
3rd.Pole frequency (In case of page 13)		Fcenter-0.1	—	–Fpeak+0.1	%	

Frequency Modulation Characteristics

Notes: 1. Regarding Fpeak+/-, F1stpole, F3rdpole higher frequency than Fcenter is specified to be positive (+ sign), lower frequency than Fcenter is specified to be negative (- sign).

- 2. The above limitations of Fcenter, Fstep1, Fpeak+/-, Fstep2, F1stpole, F3rdpole, 1stPole, 2ndPole, 3rdPole, and 4thPole are setting available vale. Actual output clock is affected PLL jitter, above limitations are not guarantee value which is taken into account the jitter and noise.
- 3. Minimum specification of modulation period is 1500 cycles, operation mode 4 needs over 2500 cycles.

Frequency Range Setting of Input Clock

FEST<2:0> pins need to set correspond to following table.

Table 1 **Frequency Range Setting of Input Clock**

Input Clock Frequency (MHz)	FSET<2>	FSET<1>	FSET<0>
28 to 60	Н	L	L
60 to 80	Н	L	Н
80 to 100	Н	Н	L

Notes: 1. If MCLK frequency change under operating, it should need to start power on procedure again.

2. If FSET<2:0> setting are changed, reset function is needed again. By the reset operation, all serial resisters are set to default settings, so it should set serial resister again.



After Power-On Procedure

After power-on, M66239FP status is unknown. Following procedure must be done.

- 1. VCC power-on
- 2. After Vcc and input clock frequency is stable, set the FSET[2:0].
- 3. Reset pulse input.
- Input more than MCLK 1000 clock cycle from FSET setting is completed to RESET set to "H" level.
- 4. Serial resister set.
- 5. After input MCLK clock till PLL lockup time (Tplllock), input twice TR pulse. Input more than 100 cycle MCLK clocks between 1st. TR and 2nd. TR.
- 6. After that, sync clock will be outputted from M66239FP.




Figure 11 After Power-On Procedure



Input Clock Change Sequence

When changing the frequency of the input clock, if being the inside of each range in the frequency range which is specified in page 20, the change of the FSET is unnecessary but the lock of PLL sometimes comes when a frequency is changed even if it is the inside of each range in the frequency range. When the frequency of the input clock changes in each range in the frequency range and PLL comes off the lock condition, it adds that it takes time by locking 10 ms once again. To get a stable output clock, after passing in the PLL lock time in the frequency of input clock or it after phase change, enter TR signal. The output clock which was stable after entry is gotten in the TR signal. About the change of the frequency which exceeds the frequency range which is specified in page 20, for the purpose of FSET[2:0] to be changed, the sequence of power on must be done.





Figure 12 Input Clock Change Sequence



Package Dimensions





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. van a authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. assumes no responsibility for any damage, ilability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information actual system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured f

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com