

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

HM6216255HC Series

4M High Speed SRAM (256-kword × 16-bit)



ADE-203-1196D (Z)

Rev. 3.0
Jan. 31, 2003

Description

The HM6216255HC Series is a 4-Mbit high speed static RAM organized 256-k word × 16-bit. It has realized high speed access time by employing CMOS process (6-transistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. It is packaged in 400-mil 44-pin plastic SOJ and 400-mil 44-pin plastic TSOPII.


Features

- Single 5.0 V supply: 5.0 V ± 10%
- Access time: 10/12 ns (max)
- Completely static memory
 - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
 - All inputs and outputs
- Operating current: 170/160 mA (max)
- TTL standby current: 40 mA (max)
- CMOS standby current: 5 mA (max)
 - : 1.2 mA (max) (L-version)
- Data retention current: 0.8 mA (max) (L-version)
- Data retention voltage: 2 V (min) (L-version)
- Center V_{CC} and V_{SS} type pin out

Ordering Information

Type No.	Access time	Device marking	Package
HM6216255HCJP-10	10 ns	HM6216255CJP10	400-mil 44-pin plastic SOJ (CP-44D)
HM6216255HCJP-12	12 ns	HM6216255CJP12	
HM6216255HCLJP-10	10 ns	HM6216255CLJP10	
HM6216255HCLJP-12	12 ns	HM6216255CLJP12	
HM6216255HCTT-10	10 ns	HM6216255CTT10	400-mil 44-pin plastic TSOPII (TTP-44DE)
HM6216255HCTT-12	12 ns	HM6216255CTT12	
HM6216255HCLTT-10	10 ns	HM6216255CLTT10	
HM6216255HCLTT-12	12 ns	HM6216255CLTT12	


Pin Arrangement



Pin Description

Pin name	Function
A0 to A17	Address input
I/O1 to I/O16	Data input/output
CS	Chip select
OE	Output enable
WE	Write enable
UB	Upper byte select
LB	Lower byte select
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection

Block Diagram



Operation Table

\overline{CS}	\overline{OE}	\overline{WE}	\overline{LB}	\overline{UB}	Mode	V_{CC} current	I/O1–I/O8	I/O9–I/O16	Ref. cycle
H	x	x	x	x	Standby	I_{SB}, I_{SB1}	High-Z	High-Z	—
L	H	H	x	x	Output disable	I_{CC}	High-Z	High-Z	—
L	L	H	L	L	Read	I_{CC}	Output	Output	Read cycle
L	L	H	L	H	Lower byte read	I_{CC}	Output	High-Z	Read cycle
L	L	H	H	L	Upper byte read	I_{CC}	High-Z	Output	Read cycle
L	L	H	H	H	—	I_{CC}	High-Z	High-Z	—
L	x	L	L	L	Write	I_{CC}	Input	Input	Write cycle
L	x	L	L	H	Lower byte write	I_{CC}	Input	High-Z	Write cycle
L	x	L	H	L	Upper byte write	I_{CC}	High-Z	Input	Write cycle
L	x	L	H	H	—	I_{CC}	High-Z	High-Z	—

Note: H: V_{IH} , L: V_{IL} , x: V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V_{SS}	V_{CC}	–0.5 to +7.0	V
Voltage on any pin relative to V_{SS}	V_T	–0.5* ¹ to $V_{CC} + 0.5$ * ²	V
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	–55 to +125	°C
Storage temperature under bias	T_{bias}	–10 to +85	°C

Notes: 1. V_T (min) = –2.0 V for pulse width (under shoot) ≤ 6 ns.

2. V_T (max) = $V_{CC} + 2.0$ V for pulse width (over shoot) ≤ 6 ns.

Recommended DC Operating Conditions

(Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}^{*3}	4.5	5.0	5.5	V
	V_{SS}^{*4}	0	0	0	V
Input voltage	V_{IH}	2.2	—	$V_{CC} + 0.5^{*2}$	V
	V_{IL}	-0.5^{*1}	—	0.8	V

- Notes: 1. V_{IL} (min) = -2.0 V for pulse width (under shoot) ≤ 6 ns.
 2. V_{IH} (max) = $V_{CC} + 2.0$ V for pulse width (over shoot) ≤ 6 ns.
 3. The supply voltage with all V_{CC} pins must be on the same level.
 4. The supply voltage with all V_{SS} pins must be on the same level.

DC Characteristics

(Ta = 0 to +70°C, $V_{CC} = 5.0$ V ± 10%, $V_{SS} = 0$ V)

Parameter	Symbol	Min	Typ ^{*1}	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	—	2	μA	$V_{IN} = V_{SS}$ to V_{CC}
Output leakage current	$ I_{LO} $	—	—	2	μA	$V_{IN} = V_{SS}$ to V_{CC}
Operation power supply current	10 ns cycle	I_{CC}	—	170	mA	Min cycle $\overline{CS} = V_{IL}$, $I_{OUT} = 0$ mA
	12 ns cycle	I_{CC}	—	160	mA	Other inputs = V_{IH}/V_{IL}
Standby power supply current	I_{SB}	—	—	40	mA	Min cycle, $\overline{CS} = V_{IH}$, Other inputs = V_{IH}/V_{IL}
	I_{SB1}	—	2.5	5	mA	$f = 0$ MHz $V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2$ V, (1) 0 V ≤ $V_{IN} \leq 0.2$ V or (2) $V_{CC} \geq V_{IN} \geq V_{CC} - 0.2$ V
	— ^{*2}	—	0.6 ^{*2}	1.2 ^{*2}	—	
Output voltage	V_{OL}	—	—	0.4	V	$I_{OL} = 8$ mA
	V_{OH}	2.4	—	—	V	$I_{OH} = -4$ mA

- Notes: 1. Typical values are at $V_{CC} = 5.0$ V, Ta = +25°C and not guaranteed.
 2. This characteristics is guaranteed only for L-version.

Capacitance

(Ta = +25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance ^{*1}	C_{IN}	—	—	6	pF	$V_{IN} = 0$ V
Input/output capacitance ^{*1}	C_{IO}	—	—	8	pF	$V_{IO} = 0$ V


- Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics

($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, unless otherwise noted.)

Test Conditions

- Input pulse levels: 3.0 V/0.0 V
- Input rise and fall time: 3 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures (Including scope and jig)



Read Cycle

Parameter	Symbol	HM6216255HC				Unit	Notes
		-10		-12			
		Min	Max	Min	Max		
Read cycle time	t_{RC}	10	—	12	—	ns	
Address access time	t_{AA}	—	10	—	12	ns	
Chip select access time	t_{ACS}	—	10	—	12	ns	
Output enable to output valid	t_{OE}	—	5	—	6	ns	
Byte select to output valid	t_{BA}	—	5	—	6	ns	
Output hold from address change	t_{OH}	3	—	3	—	ns	
Chip select to output in low-Z	t_{CLZ}	3	—	3	—	ns	1
Output enable to output in low-Z	t_{OLZ}	0	—	0	—	ns	1
Byte select to output in low-Z	t_{BLZ}	0	—	0	—	ns	1
Chip deselect to output in high-Z	t_{CHZ}	—	5	—	6	ns	1
Output disable to output in high-Z	t_{OHZ}	—	5	—	6	ns	1
Byte deselect to output in high-Z	t_{BHZ}	—	5	—	6	ns	1


Write Cycle

Parameter	Symbol	HM6216255HC				Unit	Notes
		-10		-12			
		Min	Max	Min	Max		
Write cycle time	t_{WC}	10	—	12	—	ns	
Address valid to end of write	t_{AW}	7	—	8	—	ns	
Chip select to end of write	t_{CW}	7	—	8	—	ns	8
Write pulse width	t_{WP}	7	—	8	—	ns	7
Byte select to end of write	t_{BW}	7	—	8	—	ns	
Address setup time	t_{AS}	0	—	0	—	ns	5
Write recovery time	t_{WR}	0	—	0	—	ns	6
Data to write time overlap	t_{DW}	5	—	6	—	ns	
Data hold from write time	t_{DH}	0	—	0	—	ns	
Write disable to output in low-Z	t_{OW}	3	—	3	—	ns	1
Output disable to output in high-Z	t_{OHZ}	—	5	—	6	ns	1
Write enable to output in high-Z	t_{WHZ}	—	5	—	6	ns	1


- Notes:
1. Transition is measured ± 200 mV from steady voltage with output load (B). This parameter is sampled and not 100% tested.
 2. If the \overline{CS} or \overline{LB} or \overline{UB} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, output remains a high impedance state.
 3. \overline{WE} and/or \overline{CS} must be high during address transition time.
 4. If \overline{CS} , \overline{OE} , \overline{LB} and \overline{UB} are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
 5. t_{AS} is measured from the latest address transition to the latest of \overline{CS} , \overline{WE} , \overline{LB} or \overline{UB} going low.
 6. t_{WR} is measured from the earliest of \overline{CS} , \overline{WE} , \overline{LB} or \overline{UB} going high to the first address transition.
 7. A write occurs during the overlap of a low \overline{CS} , a low \overline{WE} and a low \overline{LB} or a low \overline{UB} (t_{WP}). A write begins at the latest transition among \overline{CS} going low, \overline{WE} going low and \overline{LB} going low or \overline{UB} going low. A write ends at the earliest transition among \overline{CS} going high, \overline{WE} going high and \overline{LB} going high or \overline{UB} going high.
 8. t_{CW} is measured from the later of \overline{CS} going low to the end of write.

Timing Waveforms


Read Timing Waveform (1) ($\overline{WE} = V_{IH}$)




Read Timing Waveform (2) ($\overline{WE} = V_{IH}$, $\overline{LB} = V_{IL}$, $\overline{UB} = V_{IL}$)




Write Timing Waveform (1) (\overline{WE} Controlled)



Write Timing Waveform (2) (\overline{CS} Controlled)



Write Timing Waveform (3) (\overline{LB} , \overline{UB} Controlled, $\overline{OE} = V_{IH}$)




Low V_{CC} Data Retention Characteristics

($T_a = 0$ to $+70^\circ\text{C}$)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
V_{CC} for data retention	V_{DR}	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$, (1) $0 \text{ V} \leq V_{IN} \leq 0.2 \text{ V}$ or (2) $V_{CC} \geq V_{IN} \geq V_{CC} - 0.2 \text{ V}$
Data retention current	I_{CCDR}	—	—	800	μA	$V_{CC} = 3 \text{ V}$ $V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$, (1) $0 \text{ V} \leq V_{IN} \leq 0.2 \text{ V}$ or (2) $V_{CC} \geq V_{IN} \geq V_{CC} - 0.2 \text{ V}$
Chip deselect to data retention time	t_{CDR}	0	—	—	ns	See retention waveform
Operation recovery time	t_R	5	—	—	ms	


Low V_{CC} Data Retention Timing Waveform



Package Dimensions

HM6216255HCJP/HCLJP Series (CP-44D)

As of July, 2002
Unit: mm



*Dimension including the plating thickness
Base material dimension



Hitachi Code	CP-44D
JEDEC	Conforms
JEITA	—
Mass (reference value)	1.8 g

HM6216255HC Series

HM6216255HCTT/HCLTT Series (TTP-44DE)

As of July, 2002

Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	TTP-44DE
JEDEC	—
JEITA	—
Mass (reference value)	0.43 g

Disclaimer

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales Offices

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: (03) 3270-2111 Fax: (03) 3270-5109

URL <http://www.hitachisemiconductor.com/>

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe Ltd.
Electronic Components Group
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Europe GmbH
Electronic Components Group
Dornacher Str 3
D-85622 Feldkirchen
Postfach 201, D-85619 Feldkirchen
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Asia Ltd.
Hitachi Tower
16 Collyer Quay #20-00
Singapore 049318
Tel: <65>-6538-6533/6538-8577
Fax: <65>-6538-6933/6538-3877
URL: <http://semiconductor.hitachi.com.sg>

Hitachi Asia Ltd.
(Taipei Branch Office)
4/F, No. 167, Tun Hwa North Road
Hung-Kuo Building
Taipei (105), Taiwan
Tel: <886>-(2)-2718-3666
Fax: <886>-(2)-2718-8180
Telex: 23222 HAS-TP
URL: <http://semiconductor.hitachi.com.tw>

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon Hong Kong
Tel: <852>-2735-9218
Fax: <852>-2730-0281
URL: <http://semiconductor.hitachi.com.hk>

Copyright © Hitachi, Ltd., 2002. All rights reserved. Printed in Japan.

Colophon 7.0