

Notice: This is not a final specification. Some parametric limits are subject to change.

4518 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0008-0300Z Rev.3.00 2004.07.27

DESCRIPTION

The 4518 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with serial I/O, four 8-bit timers (each timer has one or two reload registers), a 10-bit A/D converter, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4518 Group include variations of the built-in memory size as shown in the table below.

FEATURES

•	rimers	
	Timer 1	8-bit timer with a reload register
	Timer 2	8-bit timer with a reload register
	Timer 3	8-bit timer with a reload register
	Timer 3 8-b	oit timer with two reload registers

●Interrupt 8 sources
●Key-on wakeup function pins10
● Serial I/O
● A/D converter 10-bit successive comparison method, 4ch
■ Voltage drop detection circuit
Reset occurrence
Reset release Typ. 3.7 V (Ta = 25 °C)
• \A/a talk along the an

- Watchdog timer
- Clock generating circuit (ceramic resonator/RC oscillation/quartz-crystal oscillation/onchip oscillator)
- ●LED drive directly enabled (port D)

APPLICATION


Electrical household appliance, consumer electronic products, office automation equipment, etc.

Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34518M2-XXXFP	2048 words	256 words	32P6U-A	Mask ROM
M34518M2-XXXSP	2048 words	256 words	32P4B	Mask ROM
M34518M4-XXXFP	4096 words	256 words	32P6U-A	Mask ROM
M34518M4-XXXSP	4096 words	256 words	32P4B	Mask ROM
M34518M6-XXXFP	6144 words	384 words	32P6U-A	Mask ROM
M34518M8-XXXFP	8192 words	384 words	32P6U-A	Mask ROM
M34518E8FP (Note)	8192 words	384 words	32P6U-A	One Time PROM
M34518E8SP (Note)	8192 words	384 words	32P4B	One Time PROM


Note: Shipped in blank.




PIN CONFIGURATION



Pin configuration (top view) (4518 Group)



Pin configuration (top view) (4518 Group)



PERFORMANCE OVERVIEW

Parameter		eter	Function		
Number of bas	ic instr	uctions	148		
Minimum instruction execution time			0.5 μ s (at 6.0 MHz oscillation frequency, in XIN through-mode)		
Memory sizes	ROM	M34518M2	2048 words X 10 bits		
		M34518M4	4096 words X 10 bits		
		M34518M6	6144 words X 10 bits		
		M34518M8/E8	8192 words X 10 bits		
	RAM	M34518M2/M4	256 words X 4 bits		
		M34518M6/M8/E8	384 words X 4 bits		
Input/Output ports	D0-D7	I/O (Input is examined by skip decision)	Eight independent I/O ports; Ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. The output structure is switched by software.		
	P00-P	03 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	P10-P	13 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	_	22 I/O	3-bit I/O port; ports P20, P21 and P22 are also used as SCK, SOUT and SIN, respectively.		
		31 I/O	2-bit I/O port; ports P30 and P31 are also used as INT0 and INT1, respectively.		
	P60-P	63 I/O	4-bit I/O port; ports P60–P63 are also used as AIN0–AIN3, respectively.		
Timers	rs Timer 1		8-bit timer with a reload register is also used as an event counter.		
			Also, this is equipped with a period/pulse width measurement function.		
	Timer 2		8-bit timer with a reload register.		
	Timer 3		8-bit timer with a reload register is also used as an event counter.		
	Timer 4		8-bit timer with two reload registers and PWM output function.		
A/D converter			10-bit wide X 4 ch, This is equipped with an 8-bit comparator function.		
Serial I/O			8-bit X 1		
Interrupt	Source	es	8 (two for external, four for timer, one for A/D, and one for serial I/O)		
	Nestin	g	1 level		
Subroutine nes	sting		8 levels		
Device structu	re		CMOS silicon gate		
Package			32-pin plastic molded LQFP (32P6U-A)/SDIP (32P4B)		
Operating tem	peratur	e range	−20 °C to 85 °C		
Supply voltage	Mask	ROM version	1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
	One T	me PROM version	2.5 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
Power	Active	mode	2.8 mA (Ta=25 °C, VDD=5V, f(XIN)=6 MHz, f(STCK)=f(XIN), on-chip oscillator stop)		
dissipation			70 μA (Ta=25 °C, VDD=5V, f(XIN)=32 kHz, f(STCK)=f(XIN), on-chip oscillator stop)		
(typical value)			150 μA (Ta=25 °C, VDD=5V, on-chip oscillator is used, f(STCK)=f(RING), f(XIN) stop)		
	RAM back-up mode		0.1 μ A (Ta=25 °C, VDD = 5 V, output transistors in the cut-off state)		



PRELIMINARY

PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. When using a 32 kHz quartz-crystal oscillator, connect it
Хоит	Main clock output	Output	between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
D0-D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D6, D7 is also used as CNTR0 pin and CNTR1 pin, respectively.
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P20-P23	I/O port P2	I/O	Port P2 serves as a 3-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P20–P22 are also used as SCK, SOUT, SIN, respectively.
P30-P33	I/O port P3	I/O	Port P3 serves as a 2-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P3o and P31 are also used as INTO pin and INT1 pin, respectively.
P60-P63	I/O port P6	I/O	Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P60–P63 are also used as AIN0–AIN3, respectively.
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D6 and D7, respectively.
INTO, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup function which can be switched by software. INT0 pin and INT1 pin are also used as Ports P30 and P31, respectively.
AIN0-AIN3	Analog input	Input	A/D converter analog input pins. AIN0-AIN3 are also used as ports P60-P63, respectively.
Sck	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. SCK pin is also used as port P20.
Sout	Serial I/O data output	Output	Serial I/O data output pin. Sout pin is also used as port P21.
SIN	Serial I/O clock input	Input	Serial I/O data input pin. SIN pin is also used as port P22.



MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D6	CNTR0	CNTR0	D6	P60	AIN0	AIN0	P60
D7	CNTR1	CNTR1	D7	P61	AIN1	AIN1	P61
P20	Sck	Sck	P20	P62	AIN2	AIN2	P62
P21	Sout	Sout	P21	P63	AIN3	AIN3	P63
P22	SIN	SIN	P22				
P30	INT0	INT0	P30				
P31	INT1	INT1	P31				

Notes 1: Pins except above have just single function.

- 2: The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- 3: The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.
- 4: The input/output of D6 can be used even when CNTR0 (input) is selected.
- 5: The input of D6 can be used even when CNTR0 (output) is selected.
- 6: The input/output of D7 can be used even when CNTR1 (input) is selected.
- 7: The input of D7 can be used even when CNTR1 (output) is selected.

DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal
- Clock (f(XIN)) by the external quartz-crystal oscillation

System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

	Register MR			System clock	Operation mode
MR ₃	MR2	MR1	MR ₀		
0	0	0	0	f(STCK) = f(XIN)	XIN through mode
		X 1		f(STCK) = f(RING)	Ring through mode
0	1	0	0	f(STCK) = f(XIN)/2	XIN divided by 2 mode
		×	1	f(STCK) = f(RING)/2	Ring divided by 2 mode
1	0	0	0	f(STCK) = f(XIN)/4	XIN divided by 4 mode
	X 1		1	f(STCK) = f(RING)/4	Ring divided by 4 mode
1	1 0 0		0	f(STCK) = f(XIN)/8	XIN divided by 8 mode
		X	1	f(STCK) = f(RING)/8	Ring divided by 8 mode

X: 0 or 1

Note: The f(RING)/8 is selected after system is released from reset. When on-chip oscillator clock is selected for main clock, set the on-chip oscillator to be operating state.



PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

PORT FUNCTION

Б.,	Pin	Input	0	I/O	Control	Control	
Port		Output	Output structure	unit	instructions	registers	Remark
Port D	D0-D5	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
	D6/CNTR0	(8)	CMOS		SZD	W6	function (programmable)
	D7/CNTR1				CLD	W4	
Port P0	P00-P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP0	PU0	functions, key-on wakeup
						K0, K1	functions and output structure
							selection functions
Port P1	P10-P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP1	PU1	functions, key-on wakeup
						K0	functions and output structure
							selection functions
Port P2	P20/SCK, P21/SOUT	I/O	N-channel open-drain	3	OP2A	J1	
	P22/SIN	(3)			IAP2		
Port P3	P30/INT0, P31/INT1	I/O	N-channel open-drain	2	ОР3А	I1, I2	
		(2)			IAP3	K2	
Port P6	P60/AIN0-P63/AIN3	I/O	N-channel open-drain	4	OP6A	Q2	
		(4)			IAP6	Q1	



CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition			
XIN	Open.	Internal oscillator is selected.	(Note 1)		
Xout	Open.	Internal oscillator is selected.	(Note 1)		
		RC oscillator is selected.	(Note 2)		
		External clock input is selected for main clock.	(Note 3)		
D0-D5	Open.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)		
P00-P03	Open.	The key-on wakeup function is not selected.	(Note 6)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 6)		
P10-P13	Open.	The key-on wakeup function is not selected.	(Note 7)		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)		
		The pull-up function is not selected.	(Note 4)		
		The key-on wakeup function is not selected.	(Note 7)		
P20/SCK	Open.	Scк pin is not selected.			
	Connect to Vss.				
P21/Sout	Open.				
	Connect to Vss.				
P22/SIN	Open.	SIN pin is not selected.			
	Connect to Vss.				
P3o/INT0	Open.	"0" is set to output latch.			
	Connect to Vss.				
P31/INT1	Open.	"0" is set to output latch.			
	Connect to Vss.				
P60/AIN0-P63/AIN3	Open.				
	Connect to Vss.				

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG0=0, MR0=1).


- 2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.
 - In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)
 - Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.
- 3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.
- 4: Be sure to select the output structure of ports Do-D5 and the pull-up function of P00-P03 and P10-P13 with every one port. Set the corresponding bits of registers for each port.
- 5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.
- 6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").
- 7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of the unused one ON and open.

(Note when connecting to Vss and VDD)

Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.




PORT BLOCK DIAGRAMS




2: Applied potential to these ports must be VDD or less.

3: i represents bits 0 to 3.


Port block diagram (1)




Port block diagram (2)




Port block diagram (3)






Port block diagram (5)



Port block diagram (6)



Port block diagram (7)

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed. Also, when the TABP p instruction is executed, the high-order 2 bits of the reference data in ROM is stored to the low-order 2 bits of register D, and the contents of the high-order 1 bit of register D is "0". (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.


Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.



Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

• Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34518M8/E8.

Table 1 ROM size and pages

Part number	ROM (PROM) size	Pages
T art mamber	(X 10 bits)	1 ages
M34518M2	2048 words	16 (0 to 15)
M34518M4	4096 words	32 (0 to 31)
M34518M6	6144 words	48 (0 to 47)
M34518M8/E8	8192 words	64 (0 to 63)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP $\mbox{\sc p}$ instruction.




Fig. 10 ROM map of M34518M8/E8




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 2 shows the RAM size. Figure 12 shows the RAM map.

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34518M2/M4	256 words X 4 bits (1024 bits)
M34518M6/M8/E8	384 words X 4 bits (1536 bits)




Fig. 12 RAM map

Notice: This is not a final specification. Some parametric limits are subject to change.

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

rable 5 interrupt sources							
Priority level	Interrupt name	Activated condition	Interrupt address				
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1				
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1				
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1				
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1				
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1				
6	Timer 4 interrupt	Timer 4 underflow	Address A in page 1				
7	A/D interrupt	Completion of A/D conversion	Address C in page 1				
8	Serial I/O interrupt	Completion of serial I/O transmit/receive	Address E in page 1				

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

311 4011011			
Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 4 interrupt	T4F	SNZT4	V21
A/D interrupt	ADF	SNZAD	V22
Serial I/O interrupt	SIOF	SNZSI	V23
			•

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction		
1	Enabled	Invalid		
0	Disabled	Valid		



(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
 An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0"
- Data pointer, carry flag, skip flag, registers A and B
 The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

(6) Interrupt control registers

• Interrupt control register V1
Interrupt enable bits of external 0, external 1, timer 1 and timer 2
are assigned to register V1. Set the contents of this register
through register A with the TV1A instruction. The TAV1 instruction
can be used to transfer the contents of register V1 to register A.

Interrupt control register V2
 The timer 3, timer 4, A/D and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be

used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

Interrupt control register V1		at reset : 00002		at RAM back-up : 00002	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled	(SNZT2 instruction is valid)	
V 13	V 13 Timer 2 interrupt enable bit		Interrupt enabled (SNZT2 instruction is invalid)	
1/10	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)		
V 12		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled	(SNZ1 instruction is valid)	
VIII	External Timerrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V 10	External o interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 00002		at RAM back-up : 00002	R/W TAV2/TV2A
1/20	Serial I/O interrupt enable bit	0	Interrupt disabled	(SNZSI instruction is valid)	
V 23	V23 Serial I/O interrupt enable bit		Interrupt enabled (SNZSI instruction is invalid)	
\/Os	V22 A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)		
V 22		1	Interrupt enabled (SNZAD instruction is invalid)	
\/O.	Timer 4 interrupt enable bit	0	Interrupt disabled	(SNZT4 instruction is valid)	
V21	Timer 4 interrupt enable bit	1	Interrupt enabled (SNZT4 instruction is invalid)	
\/Oo	Timer 3 interrupt enable bit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)	

Note: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).






Fig. 16 Interrupt sequence

EXTERNAL INTERRUPTS

The 4518 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P30/INT0	When the next waveform is input to P30/INT0 pin	l11
		■ Falling waveform ("H"→"L")	l12
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	
External 1 interrupt	P31/INT1	When the next waveform is input to P31/INT1 pin	I21
		■ Falling waveform ("H"→"L")	I22
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P30/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to P3o/INT0 pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
- ① Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to P31/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction

- External 1 interrupt activated condition
 - External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.
- The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.
- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- ② Select the valid waveform with the bits 1 and 2 of register I2.
- ③ Clear the EXF1 flag to "0" with the SNZ1 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ1 instruction.
- Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.



(3) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

• Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A
l13	INTO pin input control bit	0	INT0 pin input disa	abled	
113	in to pin input control bit	1	INT0 pin input ena	bled	
l12	Interrupt valid waveform for INT0 pin/	0	Falling waveform/"L" level ("L" level is recognized with the SNZI0 instruction)		
112	return level selection bit	1	Rising waveform/"H" level ("H" level is recognized with the SNZI0 instruction)		
144	INTO pin adag detection circuit control bit	0	One-sided edge detected		
111	Into pin edge detection circuit control bit		Both edges detected		
I10	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	t synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start synchronous circuit selected		

Interrupt control register I2		at reset : 00002		at RAM back-up : state retained	R/W TAI2/TI2A	
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	bled		
123	INT F pin input control bit (Note 2)	1	INT1 pin input ena	bled		
122	Interrupt valid waveform for INT1 pin/	0	Falling waveform/" instruction)	Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction)		
122	return level selection bit (Note 2)	1	Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction)			
124	INT1 pip adge detection circuit central bit	0	One-sided edge detected			
121	INT1 pin edge detection circuit control bit		Both edges detected			
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	synchronous circuit not selected		
120	circuit selection bit	1	Timer 3 count start	synchronous circuit selected		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.

(4) Notes on External 0 interrupt

- ① Note [1] on bit 3 of register I1
 - When the input of the INTO pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18 ①) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18 ②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18 ③).

```
LA
          ; (XXX02)
TV1A
          ; The SNZ0 instruction is valid ..... ①
LA
          ; (1XXX2)
TI1A
          ; Control of INT0 pin input is changed
NOP
           SNZ0
          ; The SNZ0 instruction is executed
           (EXF0 flag cleared)
NOP
           :
  X: these bits are not used here.
```

Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 19①).

```
LA 0 ; (XXX02)

TK2A ; Input of INT0 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

- 3 Note on bit 2 of register I1
 - When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).




Fig. 20 External 0 interrupt program example-3

(5) Notes on External 1 interrupt

① Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21①) and then, change the bit 3 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 21②). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 21③).

```
LA
           ; (XX0X2)
TV1A
           ; The SNZ1 instruction is valid ..... ①
LA
          ; (1XXX2)
TI2A
           ; Control of INT1 pin input is changed
NOP
           SNZ1
           ; The SNZ1 instruction is executed
           (EXF1 flag cleared)
NOP
           ...... 3
  :
  X: these bits are not used here.
```

Fig. 21 External 1 interrupt program example-1

about the following notes.

- ② Note [2] on bit 3 of register I2
 When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful
- When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 22①).

```
LA 0 ; (X0XX2)

TK2A ; Input of INT1 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 22 External 1 interrupt program example-2

- ③ Note on bit 2 of register I2 When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23①) and then, change the bit 2 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23②). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23③).




Fig. 23 External 1 interrupt program example-3

TIMERS

The 4518 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer
 The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 24 Auto-reload function

The 4518 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1: 8-bit programmable timer
- Timer 2: 8-bit programmable timer
- Timer 3: 8-bit programmable timer
- Timer 4: 8-bit programmable timer
- Watchdog timer: 16-bit fixed dividing frequency timer
 (Timers 1, 2, 3, and 4 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, and 4 can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.



PRELIMINARY

Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3, amd 4 count sources	PA
	binary down counter				
Timer 1	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W2
	(link to INT0 input)	XIN input		Timer 1 interrupt	W5
	(period/pulse width	CNTR0 input			
	measurement function)				
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	
		Timer 1 underflow		Timer 2 interrupt	
		(T1UDF)			
		PWM output (PWMOUT)			
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3
	binary down counter	Prescaler output (ORCLK)		Timer 3 interrupt	
	(link to INT1 input)	Timer 2 underflow			
		(T2UDF)			
		CNTR1 input			
Timer 4	8-bit programmable	XIN input	1 to 256	Timer 2, 3 count source	W4
	binary down counter	Prescaler output (ORCLK)		CNTR1 output	
	(PWM output function)			Timer 4 interrupt	
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	






Fig. 25 Timer structure (1)




Fig. 26 Timer structure (2)

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

Table 10 Timer related registers

Timer control register PA		at reset : 02		at RAM back-up : 02	W TPAA
PA ₀	Prescaler control bit	0	Stop (state initialized)		
'^0		1	Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	()	Timer 1 count auto	-stop circuit not selected	•
1110	bit (Note 2)	•	I	Timer 1 count auto-stop circuit selected		
W12	W10 T 4 11 11)	Stop (state retained)		
VV 12	Timer 1 control bit	1		Operating		
		W11	W10	Count source		
W11		0	0	Instruction clock (II	NSTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)		
W10		1	0	XIN input		
		1	1	CNTR0 input		

Timer control register W2			at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A
W23	CNTR0 output signal selection bit	()	Timer 1 underflow	signal divided by 2 output	
VV23	CNTRO output signal selection bit		1	Timer 2 underflow	signal divided by 2 output	
W22	W22 Timer 2 control bit)	Stop (state retained)		
V V Z Z	Timer 2 control bit	1		Operating		
1440		W21	W20		Count source	
W21		0	0	System clock (STC	K)	
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow	signal (T1UDF)	
		1	1	PWM signal (PWMOUT)		

	Timer control register W3		at reset : 00002		at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	()	Timer 3 count auto-stop circuit not selected		•
VV 33	bit (Note 3)	•	1	Timer 3 count auto-stop circuit selected		
W32	W32 Timer 3 control bit)	Stop (state retained)		
VV 32	Timer 3 control bit	·	1	Operating		
14/0		W31	W30		Count source	
W31	Times 2 count course collection hite	0	0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits W30		0 1 Prescaler output (ORCLK)			
W30			0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
- 3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").



PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change

Timer control register W4		at reset : 00002		at RAM back-up : 00002	R/W TAW4/TW4A
W43	D7/CNTR1 pin function selection bit	0	D7 (I/O) / CNTR1 (input)		
		1	CNTR1 (I/O) / D7 (input)		
W42	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid		
		1	PWM signal "H" interval expansion function valid		
W41	Timer 4 control bit	0	Stop (state retained)		
		1	Operating		
W40	Timer 4 count source selection bit	0	XIN input		
		1	Prescaler output (0	ORCLK) divided by 2	

Timer control register W5		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used)	This bit has no function, but read/write is enabled.		
		1	1			
W52	Period measurement circuit control bit	0		Stop		
		1	1	Operating		
W51	Signal for period measurement selection bits	W51	W50	Count source		
		0	0	On-chip oscillator (f(RING/16))		
		0	1	CNTR ₀ pin input		
W50		1	0	INT0 pin input		
			1	Not available		

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W TAW6/TW6A
W63	CNTR1 pin input count edge selection bit	0	Falling edge		
		1	Rising edge		
W62	CNTR0 pin input count edge selection bit	0	Falling edge		
		1	Rising edge		
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto-control circuit not selected		
""	selection bit	1	CNTR1 output auto-control circuit selected		
W60	De/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (input)		
		1	CNTR0 (I/O) /D6 (input)		

Note: "R" represents read enabled, and "W" represents write enabled.



PRELIMINARY

(1) Timer control registers

· Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

· Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

· Timer control register W3

Register W3 controls the selection of the count operation and count source of timer 3 count auto-stop circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the D7/CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the period measurement circuit and target signal for period measurement. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

• Timer control register W6

Register W6 controls the count edges of CNTR0 pin and CNTR1 pin, selection of CNTR1 output auto-control circuit and the D6/CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

2 set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, and 4 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and
- 3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".

The period measurement circuit starts operating by setting bit 2 of register W5 to "1" and timer 1 is used to count the one-period of the target signal for the period measurement. In this time, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.



PRELIMINARY

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

- 1) set data in timer 2.
- 2 select the count source with the bits 0 and 1 of register W2, and
- 3 set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

(5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

- ① set data in timer 3
- 2 set count source by bits 0 and 1 of register W3, and
- 3 set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

(6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows.

Timer 4 starts counting after the following process;

- 1 set data in timer 4
- 2 set count source by bit 0 of register W4, and
- 3 set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

The PWM signal generated by timer 4 can be output from CNTR1 pin by setting bit 3 of the timer control register W4 to "1".

Timer 4 can control the PWM output to CNTR1 pin with timer 3 by setting bit 1 of the timer control register W6 to "1".



(7) Period measurement function (Timer 1, period measurement circuit)

Timer 1 has the period measurement circuit which performs timer count operation synchronizing with one cycle of the signal divided by 16 of an on-chip oscillator, D6/CNTR0 pin input, or P30/INT0 pin input (one cycle, "H", or "L" pulse width at the case of a P30/INT0 pin input).

When the target signal for period measurement is set by bits 0 and 1 of register W5, a period measurement circuit is started by setting the bit 2 of register W5 to "1".

Then, if a XIN input is set as the count source of a timer 1 and the bit 2 of register W1 is set to "1", timer 1 starts operation.

Timer 1 starts operation synchronizing with the falling edge of the target signal for period measurement, and stops count operation synchronizing with the next falling edge (one-period generation circuit).

When selecting D6/CNTR0 pin input as target signal for period measurement, the period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register W6 to "1".

When selecting P30/INT0 pin input as target signal for period measurement, period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register I1 to "1". A timer 1 interrupt request flag (T1F) is set to "1" after completing measurement operation.

When a period measurement circuit is set to be operating, timer 1 interrupt request flag (T1F) is not set by timer 1 underflow signal, but turns into a flag which detects the completion of period measurement.

In addition, a timer 1 underflow signal can be used as timer 2 count source.

Once period measurement operation is completed, even if period measurement valid edge is input next, timer 1 is in a stop state and measurement data is held.

When a period measurement circuit is used again, stop a period measurement circuit at once by setting the bit 2 of register W5 to "0", and change a period measurement circuit into a state of operation by setting the bit 2 of register W5 to "1" again.

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 27①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 27②). Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 27③).




Fig. 27 Period measurement circuit program example

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

(8) Pulse width measurement function (timer 1, period measurement circuit)

A period measurement circuit can measure "H" pulse width (from rising to falling) or "L" pulse width (from falling to rising) of P30/ INTO pin input (pulse width measurement function) when the following is set;

- Set the bit 0 of register W5 to "0", and set a bit 1 to "1" (target for period measurement circuit: 30/INT0 pin input).
- Set the bit 1 of register I1 to "1" (INT0 pin edge detection circuit: both edges detection)

The measurement pulse width ("H" or "L") is decided by the period measurement circuit and the P30/INT0 pin input level at the start time of timer operation.

At the time of the start of a period measurement circuit and timer operation, "L" pulse width (from falling to rising) when the input level of P3o/INT0 pin is "H" or "H" pulse width (from rising to falling) when its level is "L" is measured.

When the input of P30/INT0 pin is selected as the target for measurement, set the bit 3 of register I1 to "1", and set the input of INT0 pin to be enabled.



(9) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit I10 or I20 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

(10) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

(11) Timer input/output pin (D6/CNTR0 pin, D7/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4.

The D6/CNTR0 pin function can be selected by bit 0 of register W6. The selection of D7/CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising or falling waveform of CNTR0 input. The count edge is selected by the bit 2 of register W6.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising or falling waveform of CNTR1 input. The count edge is selected by the bit 3 of register W6.

(12) PWM output function (D7/CNTR1, timer 3, timer 4)

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin. When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H. When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to "0" to stop timer 4 at the use of PWM output function, avoid a timing when timer 4 underflows.



(13) Timer interrupt request flags (T1F, T2F, T3F, T4F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction. The timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

(14) Precautions

Note the following for the use of timers.

Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data. $\label{eq:table_table} % \begin{subarray}{ll} \end{subarray} % \begin{subarray}{ll} \end{subarray}$

Stop counting and then execute the TPSAB instruction to set prescaler data. $\label{eq:total_prescaler} % \begin{subarray}{ll} \end{subarray} %$

· Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

· Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

• Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

• Timer 4

Avoid a timing when timer 4 underflows to stop timer 4 at the use of PWM output function.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

• Period measurement function

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 28①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 28②).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 28³).




Fig. 28 Period measurement circuit program example

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.






Fig. 29 Timer 4 operation (reload register R4L: "0316", R4H: "0216")




Fig. 30 CNTR1 output auto-control function by timer 3




Fig. 31 Timer 4 count start/stop timing

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overline{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.


When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ① After system is released from reset (= after program is started), timer WDT starts count down.
- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- ③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 32 Watchdog timer function



When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 33). The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 34). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```
WRST; WDF1 flag cleared

DI
DWDT; Watchdog timer function enabled/disabled
WRST; WEF and WDF1 flags cleared
```

Fig. 33 Program example to start/stop watchdog timer

```
WRST; WDF1 flag cleared
NOP
DI; Interrupt disabled
EPOF; POF instruction enabled
POF

↓
Oscillation stop
```


Fig. 34 Program example to enter the mode when using the watchdog timer

A/D CONVERTER (Comparator)

The 4518 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB (2.7 V ≤ VDD ≤ 5.5V)
	Differential non-linearity error: ± 0.9 LSB (2.2 V \leq VDD \leq 5.5V)
Conversion speed	31 μ s (f(XIN) = 6 MHz, STCK = f(XIN) (XIN through-mode), ADCK = INSTCK/6)
Analog input pin	4



Notes 1: This switch is turned ON only when A/D converter is operating and generates the comparison voltage.

2: Writing/reading data to the comparator register is possible only in the comparator mode (Q13=1). The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 35 A/D conversion circuit structure



Table 12 A/D control registers

A/D control register Q1		at reset : 00002		t : 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A	
Q13 A/D operation mode selection bit		A/D) con	versi	on mode		
Q13	A/D operation mode selection bit	Cor	mpar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12		0	0	0	AIN0		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11	Analog input pin selection bits	0	1	1	AIN3		
		1	0	0	Not available		
		1	0	1	Not available		
Q10		1	1	0	Not available	·	
		1	1	1	Not available		

A/D control register Q2		at reset : 00002		at RAM back-up : state retained	R/W TAQ2/TQ2A	
Q23 Not used		0	This bit has no function, but read/write is enabled.			
Q2 5	Not used	1	THIS BIT HAS HO TAIT	This bit has no function, but read/write is enabled.		
Q22	P62/AIN2, P63/AIN3 pin function selection bit	0	P62, P63			
QZZ	P62/AiN2, P63/AiN3 pill fullction selection bit	1	AIN2, AIN3			
Q21	OO: PO:/Amaraia faratian adatian bit		P61			
Q21 P61/AIN1 pin function selection bit		1	AIN1			
Q20	P60/AIN0 pin function selection bit	0	P60			
Q20		1	AIN0			

A/D control register Q3		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	0 This bit has no fu		This bit has no fun	ction, but read/write is enabled.	
Q32	A/D converter energical plack collection hit	0		Instruction clock (II	NSTCK)	
Q32	A/D converter operation clock selection bit	1		On-chip oscillator (f(RING))		
			Q30		Division ratio	
Q31	A/D converter operation clock division ratio selection bits	0	0	Frequency divided	by 6	
		0	1	Frequency divided	by 12	
Q30		1	0	Frequency divided	by 24	
		1	1	Frequency divided	by 48	

Note: "R" represents read enabled, and "W" represents write enabled.



(1) A/D control register

A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

• A/D control register Q2

Register Q2 controls the selection of P60/AIN0–P63/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

A/D control register Q3

Register Q3 controls the selection of A/D converter operation clock. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

(2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage Vref generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(5) A/D conversion start instruction (ADST)

 $\mbox{A/D}$ conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- 1 When the A/D conversion starts, the register AD is cleared to "00016"
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN
- When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4518 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 2 machine cycles + A/D conversion clock (31 μ s when f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 36).

Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 0 0 VDD 2
2nd comparison	*1 1 0 0 0 0 VDD 2 ± VDD 4
3rd comparison	*1 *2 1 0 0 0 0 2 ± 4 ± 8
After 10th comparison completes	A/D conversion result *1 *2 *3 *8 *9 *A VDD ± VDD 1024

*1: 1st comparison result*3: 3rd comparison result*9: 9th comparison result

*2: 2nd comparison result*8: 8th comparison result

*A: 10th comparison result



(7) A/D conversion timing chart

Figure 36 shows the A/D conversion timing chart.




Fig. 36 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P60/AINO pin is A/D converted, and the high-order 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

Instruction clock/6 is selected as the A/D converter operation clock.

- ① Select the AIN0 pin function with the bit 0 of the register Q2. Select the AIN0 pin function and A/D conversion mode with the register Q1. Also, the instruction clock divided by 6 is selected with the register Q3. (refer to Figure 37)
- ② Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- ⑤ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ® Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- $\ensuremath{\mathbb{Z}}$ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).




Fig. 37 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage
$$V_{ref}$$

$$V_{ref} = \frac{V_{DD}}{256} \times n$$
n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 2 machine cycles + A/D conversion clock f(ADCK) 1 clock after it has started (4 μ s at f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1"

(13) Notes for the use of A/D conversion

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

• Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 38 Comparator operation timing chart



(14) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 39).

· Relative accuracy

① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n=0 to 1022)

• 1LSB at relative accuracy
$$\rightarrow \frac{VFST-V0T}{1022}$$
 (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 39 Definition of A/D conversion accuracy

SERIAL I/O

The 4518 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

Serial I/O consists of;

- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer.

The pin functions of the serial I/O pins can be set with the register ${\sf J1}$.

Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O
P20/SCK	Clock I/O (Sck)
P21/SOUT	Serial data output (Sout)
P22/SIN	Serial data input (SIN)

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of P20, P21, P22 are valid.




Fig. 40 Serial I/O structure

Table 15 Serial I/O control register

Serial I/O control register J1		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAJ1/TJ1A
			J12		Synchronous clock	
J13		0	0	Instruction clock (II	NSTCK) divided by 8	
	J12 Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	Instruction clock (INSTCK) divided by 4	
J12		1	0	Instruction clock (INSTCK) divided by 2		
			1	External clock (Sck input)		
			J10		Port function	
J11		0	0	P20, P21,P22 selec	ted/Sck, Sout, Sin not selected	
	Serial I/O port function selection bits	0	1	SCK, SOUT, P22 selected/P20, P21, SIN not selected		
J1 0			0	SCK, P21, SIN selec	cted/P20, SOUT, P22 not selected	
			1	SCK, SOUT, SIN sele	ected/P20, P21,P22 not selected	

Note: "R" represents read enabled, and "W" represents write enabled.






Fig. 41 Serial I/O register state when transferring

(1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI.

During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the SCK pin.

(2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial I/O transmission/reception is started.

(4) Serial I/O control register J1

Register J1 controls the synchronous clock, P20/SCK, P21/SOUT and P22/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.

(5) How to use serial I/O

Figure 42 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the

wiring between each pin with a resistor. Figure 42 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 42 Serial I/O connection example




Fig. 43 Timing of serial I/O data transfer

Notice: This is not a final specification.
Some parametric limits are subject to change.

Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)
[Initial setting]	[Initial setting]
• Setting the serial I/O mode register J1 and interrupt control register V2 shown in Figure 42.	• Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 42.
TJ1A and TV2A instructions	TJ1A and TV2A instructions
• Setting the port received the reception enable signal (SRDY) to the input mode.	Setting the port transmitted the reception enable signal (SRDY) and outputting "H" level (reception impossible).
(Port D3 is used in this example)	(Port D3 is used in this example)
SD instruction	SD instruction
* [Transmission enable state]	*[Reception enable state]
• Storing transmission data to serial I/O register SI.	• The SIOF flag is cleared to "0."
TSIAB instruction	SST instruction
	• "L" level (reception possible) is output from port D3.
	RD instruction
[Transmission]	[Reception]
•Check port D3 is "L" level.	
SZD instruction	
Serial transfer starts.	
SST instruction	
•Check transmission completes.	Check reception completes.
SNZSI instruction	SNZSI instruction
•Wait (timing when continuously transferring)	• "H" level is output from port D3.
	SD instruction
	[Data processing]

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."

RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to $\overline{\text{RESET}}$ pin, software starts from address 0 in page 0.




Fig. 44 Reset release timing




Fig. 45 RESET pin input waveform and reset operation

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V until the value of supply voltage reaches the minimum operating voltage must be set to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 46 Structure of reset pin and its peripherals,, and power-on reset operation

Table 1 Port state at reset

Name	Function	State
D0-D5	D0-D5	High-impedance (Notes 1, 2)
D6/CNTR0	D6	High-impedance (Notes 1, 2)
D7/CNTR1	D7	High-impedance (Notes 1, 2)
P00-P03	P00-P03	High-impedance (Notes 1, 2, 3)
P10-P13	P10-P13	High-impedance (Notes 1, 2, 3)
P20/SCK, P21/SOUT, P22/SIN	P20-P22	High-impedance (Note 1)
P30/INT0, P31/INT1	P30, P31	High-impedance (Note 1)
P60/AIN0-P63/AIN3	P60-P63	High-impedance (Note 1)

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.



(2) Internal state at reset

Figure 47 and 48 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	0
External 0 interrupt request flag (EXF0)	0
External 1 interrupt request flag (EXF1)	
Interrupt control register V1	
Interrupt control register V2	• • • • • • • • • • • • • • • • • • • •
Interrupt control register I1	
Interrupt control register I2	
Timer 1 interrupt request flag (T1F)	
Timer 2 interrupt request flag (T2F)	
Timer 3 interrupt request flag (T3F)	
Timer 4 interrupt request flag (T4F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
Timer control register W1	
Timer control register W2	
Timer control register W3	
Timer control register W4	` ' '
Timer control register W5	
Timer control register W6	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Clock control register MR	
Clock control register RG	
Serial I/O transmit/receive completion flag (SIOF)	
Serial I/O mode register J1	
	serial I/O port not selected)
Serial I/O register SI	·
A/D conversion completion flag (ADF)	
A/D control register Q1	
A/D control register Q2	
A/D control register Q3	
Successive comparison register ADX X	
Comparator register	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Tall up control register FOT	
	"X" represents undefined.

Fig. 47 Internal state at reset 1




Fig. 48 Internal state at reset 2

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 49 Voltage drop detection reset circuit




Fig. 50 Voltage drop detection circuit operation waveform

Table 17 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At RAM back-up
"L"	Invalid	Invalid
"H"	Valid	Valid



RAM BACK-UP MODE

The 4518 Group has the RAM back-up mode.

When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 18 shows the function and states retained at RAM back-up. Figure 51 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the RAM back-up flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop, or
- SRST instruction is executed.

In this case, the P flag is "0."

Table 18 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	×
carry flag (CY), stack pointer (SP) (Note 2)	^
Contents of RAM	0
Interrupt control registers V1, V2	×
Interrupt control registers I1, I2	0
Selection of oscillation circuit	0
Clock control register MR	×
Timer 1 function	(Note 3)
Timer 2 function	(Note 3)
Timer 3 function	(Note 3)
Timer 4 function	(Note 3)
Watchdog timer function	X (Note 4)
Timer control register PA, W4	×
Timer control registers W1 to W3, W5, W6	0
Serial I/O function	×
Serial I/O mode register J1	0
A/D conversion function	×
A/D control registers Q1 to Q3	0
Voltage drop detection circuit	O (Note 5)
Port level	0
Key-on wakeup control register K0 to K2	0
Pull-up control registers PU0, PU1	0
Port output direction registers FR0 to FR2	0
External 0 interrupt request flag (EXF0)	×
External 1 interrupt request flag (EXF1)	×
Timer 1 interrupt request flag (T1F)	(Note 3)
Timer 2 interrupt request flag (T2F)	(Note 3)
Timer 3 interrupt request flag (T3F)	(Note 3)
Timer 4 interrupt request flag (T4F)	(Note 3)
A/D conversion completion flag (ADF)	×
Serial I/O transmission/reception completion flag	×
(SIOF)	
Interrupt enable flag (INTE)	×
Watchdog timer flags (WDF1, WDF2)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)
Notes 1:"O" represents that the function can be retained	od and "V" ropro

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.
- 5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.



(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 19 shows the return condition for each return source.

(5) Related registers


- Key-on wakeup control register K0
 Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K1
 Register K1 controls the return condition and valid waveform/
 level selection for port P0. Set the contents of this register
 through register A with the TK1A instruction. In addition, the
 TAK1 instruction can be used to transfer the contents of register
 K1 to register A.
- Key-on wakeup control register K2
 Register K2 controls the INTO and INT1 key-on wakeup functions
 and return condition function. Set the contents of this register
 through register A with the TK2A instruction. In addition, the
 TAK2 instruction can be used to transfer the contents of register
 K2 to register A.

- Pull-up control register PU0
 - Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.
- Pull-up control register PU1
 Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU0 to register A.
- External interrupt control register I1
 Register I1 controls the valid waveform of external 0 interrupt, input control of INT0 pin, and return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.
- External interrupt control register I2
 Register I2 controls the valid waveform of external 1 interrupt, input control of INT1 pin, and return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 19 Return source and return condition

. F	Return source	Return condition	Remarks			
External wakeup signal	Ports P00-P03	"L" level input, or rising edge $(L" \rightarrow H")$ or falling edge	The key-on wakeup function can be selected with 2 port units. Select the return level ("L" level or "H" level), and return condition (return by level or edge) with the register K1 according to the external state before going into the RAM back-up state.			
	Ports P10-P13	Return by an external "L" level input.	The key-on wakeup function can be selected with 2 port units. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.			
	INTO INT1	"L" level input, or rising edge	Select the return level ("L" level or "H" level) with the registers I1 and I2 according to the external state, and return condition (return by level or edge) with the register K2 before going into the RAM back-up state.			
		The external interrupt request flags (EXF0, EXF1) are not set.				





Notes 1: Microcomputer starts its operation after counting f(RING) 120 to 144 times.

- 2: The f(XIN) oscillation circuit (ceramic resonance, RC oscillation or quartz-crystal oscillation) selected by the CMCK, CRCK or CYCK instruction starts oscillating (the start of oscillation and the operation source clock is not switched by these instructions).

 The start/stop of oscillation and the operation source is switched by register MR.

 Surely select the f(XIN) oscillation circuit by executing the CMCK, CRCK or CYCK instruction before clearing MR1 to "0"
- Surely, select the f(XIN) oscillation circuit by executing the CMCK, CRCK or CYCK instruction before clearing MR1 to "0". MR1 cannot be cleared to "0" when the oscillation circuit is not selected.
- 3: Generate the wait time by software until the oscillation is stabilized, and then, switch the system clock.
- 4: Continuous execution of the EPOF instruction and the POF instruction is required to go into the RAM back-up state.
- 5: System returns to state A certainly when returning from the RAM back-up mode.

 However, the selected contents (CMCK, CRCK, CYCK instruction execution state) of f(XIN) oscillation circuit is retained.

Fig. 51 State transition




Fig. 52 Set source and clear source of the P flag




Fig. 53 Start condition identified example using the SNZP instruction



PRELIMINARY

Notice: This is not a final specification.

Some parametric limits are subject to change.

Table 20 Key-on wakeup control register, pull-up control register

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W TAK0/TK0A		
1/0-	Pins P12 and P13 key-on wakeup	0	Key-on wakeup not	used	'		
K03	K03 control bit		Key-on wakeup use	ed			
Pins P10 and P11 key-on wakeup		0	Key-on wakeup not used				
K02	control bit	1	Key-on wakeup used				
K01	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not used				
	control bit	1	Key-on wakeup used				
1/0	Pins P0o and P01 key-on wakeup	0	Key-on wakeup not used				
KU0	control bit		Key-on wakeup used				
Key-on wakeup control register K1		at reset : 00002		at RAM back-up : state retained	R/W TAK1/TK1/		
1/4 -	Ports P02 and P03 return condition selection	0	Return by level		<u>'</u>		
K13	bit	1	Return by edge				
K12	Ports P02 and P03 valid waveform/	0	Falling waveform/"L" level				
K12	level selection bit	1	Rising waveform/"H" level				
174.	Ports P01 and P00 return condition selection	0	Return by level				
K11	bit	1	Return by edge				
K10	Ports P01 and P00 valid waveform/	0	Falling waveform/"L" level				
N I U	level selection bit	1	Rising waveform/"H" level				
Key-on wakeup control register K2		at reset : 00002		at RAM back-up : state retained	R/W TAK2/TK2/		
K23	INT1 pin return condition selection bit	0	Return by level				
NZ3	INT I pili return condition selection bit	1	Return by edge				
K2 2	INT1 pin key-on wakeup contro bit	0	Key-on wakeup not used				
r\Z2		1	Key-on wakeup used				
K21	INT0 pin return condition selection bit	0	Return by level				
	invio più returii condition selection bit	1	Return by edge				
K2 0	INT0 pin key-on wakeup contro bit	0	0 Key-on wakeup not used				
1120	ii vio piii key-oii wakeup coniio bit	1	Key-on wakeup use	ed			

Note: "R" represents read enabled, and "W" represents write enabled.

Notice: This is not a final specification. Some parametric limits are subject to change.

PRELIMINARY

Table 21 Key-on wakeup control register, pull-up control register

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W TAPU0/ TPU0A	
DLIOs	P03 pin pull-up transistor	0	Pull-up transistor OFF			
PU03	control bit	1	Pull-up transistor ON			
PU02	P02 pin pull-up transistor	0	Pull-up transistor OFF			
	control bit	1	Pull-up transistor ON			
DUO	P01 pin pull-up transistor	0	Pull-up transistor OFF			
PU01	control bit	1	Pull-up transistor ON			
DLIOs	P00 pin pull-up transistor	0	Pull-up transistor OFF			
PU0 ₀	control bit	1	Pull-up transistor ON			
	Pull-up control register PU1		reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A	
DUIA	P13 pin pull-up transistor	0	Pull-up transistor OFF			
PU13	control bit	1	Pull-up transistor ON			
DUI	P12 pin pull-up transistor	0	Pull-up transistor OFF			
PU12	control bit	1	Pull-up transistor ON			
DUA	P11 pin pull-up transistor	0	Pull-up transistor OFF			
PU11	control bit	1	Pull-up transistor O	N		
DUIA	P10 pin pull-up transistor	0	Pull-up transistor OFF			
PU10	control bit 1		Pull-up transistor ON			

Note: "R" represents read enabled, and "W" represents write enabled.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- · RC oscillation circuit
- · Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 54 shows the structure of the clock control circuit.

The 4518 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4518 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation start/stop of on-chip oscillator is controlled by register RG.

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once.

The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.




Fig. 54 Clock control circuit structure

(1) Main clock generating circuit (f(XIN))

The ceramic resonator, RC oscillation or quartz-crystal oscillator can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. When the quartz-crystal oscillator is used, execute the CYCK instruction. The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the CMCK, CRCK or CYCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK, CRCK or CYCK instruction is not executed in program, this MCU operates by the on-chip oscillator.




Fig. 55 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator, RC oscillator or quartz-crystal oscillation, leave XIN pin and XOUT pin open (Figure 56).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 57).

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 58).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

(5) Quartz-crystal oscillator

When a quartz-crystal oscillator is used as the main clock (f(XIN)), connect this external circuit and a quartz-crystal oscillator to pins XIN and XOUT at the shortest distance. Then, execute the CYCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 59).

(6) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation starts to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.




Fig. 56 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 57 Ceramic resonator external circuit




Fig. 58 External RC oscillation circuit




Fig. 59 External quartz-crystal circuit




Fig. 60 External clock input circuit



Some parametric limits are subject to change.

(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(8) Clock control register RG

Register RG controls start/stop of on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.

Table 22 Clock control registers

Clock control register MR			at reset : 11112		at RAM back-up : 11112	R/W TAMR/ TMRA
	Operation mode selection bits	MRз	MR2	Operation mode		
MR3		0	0	Through mode (frequency not divided)		
		0	1	Frequency divided by 2 mode		
MR ₂		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided I	by 8 mode	
MR1	Main clock f(XIN) oscillation circuit control bit	()	Main clock (f(XIN))	oscillation enabled	
IVIIX		1		Main clock (f(XIN)) oscillation stop		
MR ₀	System clock oscillation source selection bit	0 M		Main clock (f(XIN))		
		1		Main clock (f(RING)))	

Clock control register RG		at reset : 02		at RAM back-up : 02	W TRGA
RG ₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled	
KG0		1	On-chip oscillator (f(RING)) oscillation stop	

Note: "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

- 1.Mask ROM Order Confirmation Form*
- 2.Mark Specification Form*
- 3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
- * For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).



LIST OF PRECAUTIONS

Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and Vss at the shortest distance.
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

3 Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Multifunction

- The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.
- The input/output of D6 can be used even when CNTR0 (input) is selected
- The input of D6 can be used even when CNTR0 (output) is selected.
- The input/output of D7 can be used even when CNTR1 (input) is
- The input of D7 can be used even when CNTR1 (output) is selected.

6 Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

⑦ Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

® Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

[®]Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

10 Timer 4

Avoid a timing when timer 4 underflows to stop timer 4 at the use of PWM output function.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up state, and stop the watchdog timer function.
- When the watchdog timer function and RAM back-up function are used at the same time, execute the WRST instruction before system enters into the RAM back-up state and initialize the flag WDF1.



⁽³⁾ Period measurement circuit

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure $61 \oplus$) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 61@).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 61®).

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.

```
ΙΑ
           ; (X0XX2)
TV1A
           ; The SNZT1 instruction is valid ...... ①
ΙΑ
           ; (X0XX2)
TW5A
           : Period measurement circuit stop
NOP
           SNZT1
           ; The SNZT1 instruction is executed
           (T1F flag cleared)
NOP
           ...... ③
  :
  X: these bits are not used here.
```

Fig. 61 Period measurement circuit program example



- ¹ P30/INT0 pin
- Note [1] on bit 3 of register I1
 When the input of the INTO pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 61 ①) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 62 ②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 62 ③).

```
i
           ; (XXX02)
LA
TV1A
           ; The SNZ0 instruction is valid ..... ①
LA
           ; (1XXX2)
TI1A
           ; Control of INT0 pin input is changed
NOP
           ...... ②
SNZ0
           ; The SNZ0 instruction is executed
           (EXF0 flag cleared)
NOP
           :
       X: these bits are not used here.
```

Fig. 62 External 0 interrupt program example-1

- Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 63①).

```
LA 0 ; (XXX02)
TK2A ; Input of INT0 key-on wakeup invalid .. ①
DI
EPOF
POF ; RAM back-up

X: these bits are not used here.
```

Fig. 63 External 0 interrupt program example-2

- Note on bit 2 of register I1
- When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 64①) and then, change the bit 2 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 64②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 64③).




Fig. 64 External 0 interrupt program example-3

[®]P31/INT1 pin

- Note [1] on bit 3 of register I2
 - When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 65①) and then, change the bit 3 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 65②). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 65③).

```
LA 4 ; (XX0X2)

TV1A ; The SNZ1 instruction is valid ..........①

LA 8 ; (1XXX2)

TI2A ; Control of INT1 pin input is changed

NOP .............②

SNZ1 ; The SNZ1 instruction is executed

(EXF1 flag cleared)

NOP ................③

X : these bits are not used here.
```

Fig. 65 External 1 interrupt program example-1

- Note [2] on bit 3 of register I2
 - When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.
- When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 66①).

```
LA 0 ; (X0XX2)

TK2A ; Input of INT1 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 66 External 1 interrupt program example-2

- Note on bit 2 of register I2
 When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in activery, he correctly should
- changed with the bit 2 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 67^①) and then, change the bit 2 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 67^②). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 67^③).




Fig. 67 External 1 interrupt program example-3

⁶A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the
 operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a
 value to the register Q1, and execute the SNZAD instruction to
 clear the ADF flag.

LA 8 ; (X0XX2)

TV2A ; The SNZAD instruction is valid ①

LA 0 ; (0XXX2)

TQ1A ; Operation mode of A/D converter is changed from comparator mode to A/D conversion mode.

SNZAD

NOP

X: these bits are not used here.

Fig. 68 A/D converter program example-3

@A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μF to 1 μF) to analog input pins (Figure 69).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 70. In addition, test the application products sufficiently.




Fig. 69 Analog input external circuit example-1




Fig. 70 Analog input external circuit example-2

® POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

® Program counter

Make sure that the PC does not specify after the last page of the built-in ROM.

@ Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the value of supply voltage or more must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

Clock control

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING)) or (XIN) selected for the system clock cannot be stopped.

On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the variable frequency of the on-chip oscillator clock.



® External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.

Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



CONTROL REGISTERS

Interrupt control register V1		at reset : 00002		at RAM back-up : 00002	R/W TAV1/TV1A
1/10	Timor 2 interrupt enable hit	0	Interrupt disabled	(SNZT2 instruction is valid)	
V 13	V13 Timer 2 interrupt enable bit		Interrupt enabled (SNZT2 instruction is invalid)	
V12	V12 Timer 1 interrupt enable bit	0	Interrupt disabled ((SNZT1 instruction is valid)	
V 12	Timer i interrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled ((SNZ1 instruction is valid)	
V 11	External Tillerrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
1/40	V10 External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V 10		1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 00002		at RAM back-up : 00002	R/W TAV2/TV2A
Va Carial I/O interment anable hit		0	Interrupt disabled	(SNZSI instruction is valid)	
V23	V23 Serial I/O interrupt enable bit		Interrupt enabled (SNZSI instruction is invalid)	
) /O-	A/D interrupt anable bit	0	Interrupt disabled	(SNZAD instruction is valid)	
V22	A/D interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid)	
1/0	Timer 4 interrupt enable bit	0	Interrupt disabled	(SNZT4 instruction is valid)	
V21	Timer 4 interrupt enable bit	1	Interrupt enabled (SNZT4 instruction is invalid)	
1/0-	Timer 2 interrupt enable hit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)	

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A	
l13	INT0 pin input control bit (Note 2)	0	INT0 pin input disa	abled		
113	IN 10 pin input control bit (Note 2)	1	INT0 pin input ena	bled		
			Falling waveform/"	L" level ("L" level is recognized with	the SNZI0	
112	Interrupt valid waveform for INT0 pin/	0	instruction)			
112	return level selection bit (Note 2)	1	Rising waveform/"H" level ("H" level is recognized with the SNZI0			
		ľ	instruction)			
111	INT0 pin edge detection circuit control bit	0	One-sided edge de	etected		
'''	IN 10 pin eage detection circuit control bit	1	Both edges detect	ed		
I10	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	t synchronous circuit not selected		
110	circuit selection bit	1	Timer 1 count start	t synchronous circuit selected		

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	abled	
123	123 INT E PITE INPUT CONTROL DIT (NOTE 2)		INT1 pin input ena	bled	
10	Interrupt valid waveform for INT1 pin/		Falling waveform/" instruction)	L" level ("L" level is recognized with	the SNZI1
l2 ₂	return level selection bit (Note 2)	1	Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI1
I2 ₁	INITA nin adag detection circuit control hit	0	One-sided edge de	etected	
121	INT1 pin edge detection circuit control bit	1	Both edges detect	ed	
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected	
120	circuit selection bit	1	Timer 3 count start	t synchronous circuit selected	



^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".

	Clock control register MR		at reset : 11112		at RAM back-up : 11112	R/W TAMR/ TMRA	
		MRз	MR2		Operation mode		
MR3	MR3 Operation mode selection bits	0	0	Through mode (free	quency not divided)		
		0	1	Frequency divided I	Frequency divided by 2 mode		
MR ₂		1	0	Frequency divided by 4 mode			
		1	1	Frequency divided I	by 8 mode		
MR1	Main clock f(XIN) oscillation circuit control bit	C)	Main clock (f(XIN))	oscillation enabled		
IVIKT		1		Main clock (f(XIN)) oscillation stop			
MPo	MR0 System clock oscillation source selection bit —)	Main clock (f(XIN))			
IVIKU			1 Main clock (f(RING))))		

Clock control register RG		í	at reset : 02	at RAM back-up : 02	W TRGA	
RG ₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (On-chip oscillator (f(RING)) oscillation enabled		
I KG0	On-chip oscillator (I(KiNO)) control bit	1	On-chip oscillator (f(RING)) oscillation stop		

Timer control register PA		at reset : 02		at RAM back-up : 02	W TPAA
PA ₀	Prescaler control bit	0	Stop (state initialize	ed)	
FAU	Trescaler control bit	1	Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	0		Timer 1 count auto	-stop circuit not selected	
VV 13	bit (Note 2)		1	Timer 1 count auto-	-stop circuit selected	
W12	W40 T 4 113)	Stop (state retained)		
VV 12	Timer 1 control bit		1	Operating		
		W11	W10		Count source	
W11		0	0	Instruction clock (IN	NSTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)		
W10		1	0	XIN input		
		1	1	CNTR0 input		

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A
W23	CNTR0 output signal selection bit	0		Timer 1 underflow signal divided by 2 output		
1123	Civi No output signal selection bit	1	1	Timer 2 underflow s	signal divided by 2 output	
W22	W22 Timer 2 control bit)	Stop (state retained)		
VVZZ	Timer 2 control bit	1	1	Operating		
1440		W21	W20		Count source	
W21		0	0	System clock (STC	K)	
	Timer 2 count source selection bits	0	1	Prescaler output (C	PRCLK)	
W20	W20 1		0	Timer 1 underflow s	signal (T1UDF)	
		1	1	PWM signal (PWM	OUT)	



^{2:} This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

	Timer control register W3		atı	eset: 00002 at RAM back-up: state retained		R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	()	Timer 3 count auto	-stop circuit not selected	
W 55	bit (Note 2)	•	1	Timer 3 count auto-stop circuit selected		
W32	W32 Timer 3 control bit	0		Stop (state retained)		
""	Timer 3 control bit		1	Operating		
		W31	W30		Count source	
W31	Timer 3 count source selection bits	0	0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits	0	1	Prescaler output (C	DRCLK)	
W30		1	0	Timer 2 underflow	signal (T2UDF)	

CNTR1 input

Timer control register W4		at reset : 00002		at RAM back-up : 00002	R/W TAW4/TW4A	
W43	D7/CNTR1 pin function selection bit	0	D7 (I/O) / CNTR1 (D7 (I/O) / CNTR1 (input)		
VV43	W43 D//CNTRT pin function selection bit		CNTR1 (I/O) / D7 (input)			
W42	W4c PWM signal	0	PWM signal "H" interval expansion function invalid			
VV42	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid			
W41	Timer 4 control bit	0	Stop (state retained)			
VV41	Timer 4 control bit	1	Operating			
W40 Timer 4 count source	Timer 4 count source selection bit	0	XIN input			
VV40	Timer 4 count source selection bit	1	Prescaler output (ORCLK) divided by 2			

	Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used	0		This bit has no fund	ction, but read/write is enabled.	
					,	
W52	Period measurement circuit control bit	0		Stop		
VV32	T office model officer control of	•	1	Operating		
		W51	W50		Count source	
W51	Signal for period measurement selection	0	0	On-chip oscillator (f(RING/16))	
	bits	0	1	CNTR ₀ pin input		
W50		1	0	INT0 pin input		
		1	1	Not available		

	Timer control register W6		reset : 00002	at RAM back-up : state retained	R/W TAW6/TW6A		
W63	CNTR1 pin input count edge selection bit	0	Falling edge				
1 *************************************	Civi Ki pin input count edge selection bit	1	Rising edge				
W62	W/60 CNTDO air input agent adaptation bit	0	Falling edge				
VV02	CNTR0 pin input count edge selection bit	1	Rising edge				
W61	CNTR1 output auto-control circuit	0	CNTR1 output aut	o-control circuit not selected			
****	selection bit	1	CNTR1 output aut	o-control circuit selected			
W60	D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (input)				
*****	Do Ora The pin function selection bit	1	CNTR0 (I/O) /D6 (input)				



^{2:} This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

	Serial I/O control register J1		at	reset : 00002	at RAM back-up : state retained	R/W TAJ1/TJ1A	
			J12		Synchronous clock		
J13	J13 Serial I/O synchronous clock selection bits J12	0	0	Instruction clock (II	NSTCK) divided by 8		
		0	1	Instruction clock (II	NSTCK) divided by 4		
J12		1	0	Instruction clock (INSTCK) divided by 2			
		1	1	External clock (Sck input)			
		J11	J1 0		Port function		
J11		0	0	P20, P21,P22 selected/SCK, SOUT, SIN not selected			
	Serial I/O port function selection bits	0	1	SCK, SOUT, P22 selected/P20, P21, SIN not selected			
J1 0		1	0	SCK, P21, SIN selected/P20, SOUT, P22 not selected			
		1	1	SCK, SOUT, SIN sel	ected/P20, P21,P22 not selected		

	A/D control register Q1		at reset : 00002			at RAM back-up : state retained	R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit	A/D) con	versi	on mode		
Q 13	77B operation mode delegation bit	Cor	mpar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12		0	0	0	AIN0		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11	Analog input pin selection bits	0	1	1	AIN3		
		1	0	0	Not available		
		1	0	1	Not available		
Q10		1	1	0	Not available		
		1	1	1	Not available		

	A/D control register Q2		reset : 00002	at RAM back-up : state retained	R/W TAQ2/TQ2A	
Q23	Not used	0	This hit has no fun	ction, but read/write is enabled		
Q25	Q23 Not used		This bit has no function, but read/write is enabled.			
Q22	020 70 /4 70 /4 /4 /4 /4 /4 /4		P62, P63			
QZZ	P62/AIN2, P63/AIN3 pin function selection bit	1	AIN2, AIN3			
Q21	DO./Ann. sie forestiere edentiere bit	0	P61			
QZI	P61/AIN1 pin function selection bit	1	AIN1			
Q20	DOS/Anna mis formation and attimated	0	P60			
Q20	P60/AIN0 pin function selection bit	1	AIN0			

	A/D control register Q3		at	reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	0		This bit has no function, but read/write is enabled.		
020	A/D	()	Instruction clock (INSTCK)		
Q32	A/D converter operation clock selection bit	1	ļ l	On-chip oscillator (f(RING))		
		Q31	Q30	Division ratio		
Q31		0	0	Frequency divided	by 6	
	A/D converter operation clock division	0	1	Frequency divided by 12		
Q30	ratio selection bits	1	0	Frequency divided	by 24	
		1	1	Frequency divided by 48		



	Key-on wakeup control register K0	at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A	
1/0	Pins P12 and P13 key-on wakeup	0	Key-on wakeup not	used		
K03	control bit	1	Key-on wakeup use	ed		
1/0-	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not			
K02	control bit	1	Key-on wakeup use	ed		
1/0.	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used		
K01	control bit	1	Key-on wakeup use	ed		
I/Os	Pins P0o and P01 key-on wakeup	0	Key-on wakeup not	used		
K00	control bit	1	Key-on wakeup use	ed		
Key-on wakeup control register K1		at	reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1	
174	Ports P02 and P03 return condition selection	0	Return by level		'	
K13	bit	1	Return by edge			
1/4 -	Ports P02 and P03 valid waveform/	0	Falling waveform/"L	" level		
K12	level selection bit	1	Rising waveform/"H	" level		
124.	Ports P01 and P00 return condition selection	0	Return by level			
K11	bit	1	Return by edge			
1/4 -	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	" level		
K1 0	level selection bit	1	Rising waveform/"H	" level		
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2	
1/00	INITA nin naturna anaditi na nalantina hit	0	Return by level		•	
K23	INT1 pin return condition selection bit	1	Return by edge			
1/00	INITA nin Lawrence and the his	0				
K22	INT1 pin key-on wakeup contro bit	1	1 Key-on wakeup used			
1/0.	INITO pio potenza population poloption bit	0 Return by level				
K21	INT0 pin return condition selection bit	1	Return by edge			
I/Os	INITO aris become a sector 1 in	0	Key-on wakeup not	used		
K2 0	INT0 pin key-on wakeup contro bit	1	Key-on wakeup used			



	Pull-up control register PU0	at	reset : 00002	at RAM back-up : state retained	R/W TAPU0/ TPU0A	
PU03	P03 pin pull-up transistor	0	Pull-up transistor O	FF		
P003	control bit	1	Pull-up transistor O	N		
DLIOs	P02 pin pull-up transistor	0	Pull-up transistor O	FF		
PU02	control bit	1	Pull-up transistor O	N		
DUG	P01 pin pull-up transistor	0	Pull-up transistor O	FF		
PU01	control bit	1	Pull-up transistor O	N		
DI IO-	P00 pin pull-up transistor	0	0 Pull-up transistor OFF			
PU00	control bit	1	Pull-up transistor ON			
	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A	
DUA	P13 pin pull-up transistor	0	Pull-up transistor O	FF		
PU13	control bit	1	Pull-up transistor O	N		
DUA	P12 pin pull-up transistor	0	Pull-up transistor O	FF		
PU12	control bit	1	Pull-up transistor O	N		
DI IA	P11 pin pull-up transistor	0	Pull-up transistor OFF			
PU11	control bit	1	Pull-up transistor ON			
DUA	P10 pin pull-up transistor	0	Pull-up transistor O	FF		
PU10	control bit	1	Pull-up transistor O	N		



FR00

Po	Port output structure control register FR0		reset : 00002	at RAM back-up : state retained	W TFR0A	
ED0°	Ports P12, P13 output structure selection	0	0 N-channel open-drain output			
FR03	bit	1	CMOS output			
ED0-	Ports P10, P11 output structure selection	0	N-channel open-dra	ain output		
FR02	bit	1	CMOS output			
ED.	Ports P02, P03 output structure selection	0	N-channel open-dra	ain output		
FR01	bit	1	CMOS output			
ED00	Ports P00, P01 output structure selection	0	N-channel open-dra	ain output		

CMOS output

Por	Port output structure control register FR1		reset : 00002	at RAM back-up : state retained	W TFR1A		
FR13	Don't Do output atmost up a planting hit	0	N-channel open-dra	ain output			
FK13	Port D3 output structure selection bit	1	CMOS output	CMOS output			
ED4e		0	N-channel open-drain output				
FR12	Port D2 output structure selection bit	1	CMOS output				
ED4.	Bard Barada da	0	N-channel open-dra	ain output			
FR11	Port D1 output structure selection bit	1	CMOS output				
ED4°	Don't Do output atmost up calcution hit	0	N-channel open-dra	ain output			
FR10	FR10 Port Do output structure selection bit		CMOS output				

1

Por	Port output structure control register FR2		reset : 00002	at RAM back-up : state retained	W TFR2A	
FR23	Port D7/CNTR1 output structure selection bit	0	N-channel open-dra	ain output		
FR23	Port D//CNTRT output structure selection bit	1	CMOS output			
FR22	EDO DIE CONTENDO DI CONTENDO DE CONTENDO D		0 N-channel open-drain output			
FRZ2	Port D6/CNTR0 output structure selection bit	1	CMOS output			
EDO.	Don't De control de trocatore de la catione de la	0	N-channel open-dra	ain output		
FR21	Port D5 output structure selection bit	1	CMOS output			
ED0s	Don't Dr. cutout atmost an extension bit	0	N-channel open-dra	ain output		
FR20	FR20 Port D4 output structure selection bit		CMOS output			



INSTRUCTIONS

The 4518 Group has the 148 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	Т3	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T1F	Timer 1 interrupt request flag
11	Interrupt control register I1 (4 bits)	T2F	Timer 2 interrupt request flag
12	Interrupt control register I2 (4 bits)	T3F	Timer 3 interrupt request flag
MR	Clock control register MR (4 bits)	T4F	Timer 4 interrupt request flag
RG	Clock control register RG (1 bit)	WDF1	Watchdog timer flag
PA	Timer control register PA (1 bit)	WEF	Watchdog timer enable flag
W1	Timer control register W1 (4 bits)	INTE	Interrupt enable flag
W2	Timer control register W2 (4 bits)	EXF0	External 0 interrupt request flag
W3	Timer control register W3 (4 bits)	EXF1	External 1 interrupt request flag
W4	Timer control register W4 (4 bits)	P	Power down flag
W5	Timer control register W5 (4 bits)	ADF	A/D conversion completion flag
W6	Timer control register W6 (4 bits)	SIOF	Serial I/O transmit/receive completion flag
J1	Serial I/O control register J1 (4 bits)	0.01	Genal we transmitted to completion mag
Q1	A/D control register Q1 (4 bits)	D	Port D (8 bits)
Q2	A/D control register Q2 (4 bits)	P0	Port P0 (4 bits)
Q3	A/D control register Q3 (4 bits)	P1	Port P1 (4 bits)
PU0	Pull-up control register PU0 (4 bits)	P2	Port P2 (3 bits)
PU1	Pull-up control register PU1 (4 bits)	P3	Port P3 (2 bits)
FR0	Port output format control register FR0 (4 bits)	P6	Port P6 (4 bits)
FR1	Port output format control register FR1 (4 bits)		
FR2	Port output format control register FR2 (4 bits)	x	Hexadecimal variable
K0	Key-on wakeup control register K0 (4 bits)	y	Hexadecimal variable
K1	Key-on wakeup control register K1 (4 bits)	z	Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	p	Hexadecimal variable
X	Register X (4 bits)	n	Hexadecimal constant
Ŷ	Register Y (4 bits)	li.	Hexadecimal constant
Z	Register Z (2 bits)	li	Hexadecimal constant
DP	Data pointer (10 bits)	A3A2A1A0	Binary notation of hexadecimal variable A
	(It consists of registers X, Y, and Z)	7 107 127 117 10	(same for others)
PC	Program counter (14 bits)		(came is: caners)
PCH	High-order 7 bits of program counter	←	Direction of data movement
PCL	Low-order 7 bits of program counter	\leftrightarrow	Data exchange between a register and memory
SK	Stack register (14 bits X 8)	?	Decision of state shown before "?"
SP	Stack pointer (3 bits)	()	Contents of registers and memories
CY	Carry flag		Negate, Flag unchanged after executing instruction
RPS	Prescaler reload register (8 bits)	M(DP)	RAM address pointed by the data pointer
R1	Timer 1 reload register (8 bits)	a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2	Timer 2 reload register (8 bits)	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R3	Timer 3 reload register (8 bits)	[,	in page p5 p4 p3 p2 p1 p0
R4L	Timer 4 reload register (8 bits)	С	Hex. C + Hex. number x
R4H	Timer 4 reload register (8 bits)	C + x	
		^	
		<u> </u>	Instruction. The 4518 Group just invalidates the next instruc

Note: Some instructions of the 4518 Group has the skip function to unexecute the next described instruction. The 4518 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	TAB	(A) ← (B)	107, 126		XAMI j	$(A) \leftarrow \rightarrow (M(DP))$	125, 126
		(5)		sfer		$(X) \leftarrow (X)EXOR(j)$	
	TBA	(B) ← (A)	116, 126	tran		j = 0 to 15	
	TAY	$(A) \leftarrow (Y)$	116, 126	ster		$(Y) \leftarrow (Y) + 1$	
	17(1	(') (')	110, 120	egis	TMA į	$(M(DP)) \leftarrow (A)$	119, 126
	TYA	$(Y) \leftarrow (A)$	124, 126	to		$(X) \leftarrow (X) \in X$	110, 120
				RAM to register transfer		j = 0 to 15	
	TEAB	(E7−E4) ← (B)	117, 126				
Register to register transfer		(E3–E0) ← (A)			LA n	(A) ← n	95, 128
tran	TABE	(B) ← (E7–E4)	108, 126			n = 0 to 15	
ster	IADE	$(A) \leftarrow (E_3 - E_0)$	100, 120		TABP p	(SP) ← (SP) + 1	108, 128
egis		(7) (20 20)			IABE P	$(SK(SP)) \leftarrow (PC)$	100, 120
to r	TDA	(DR2−DR0) ← (A2−A0)	116, 126			(PCH) ← p	
ster						$(PCL) \leftarrow (DR2-DR0, A3-A0)$	
Regi	TAD	$(A2-A0) \leftarrow (DR2-DR0)$	109, 126			(DR2) ← 0	
LE.		(A3) ← 0				$(DR1, DR0) \leftarrow (ROM(PC))9, 8$	
	TA 7	(04, 00) (-74, 70)	116, 126			$(B) \leftarrow (ROM(PC))7-4$	
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	110, 120			$(A) \leftarrow (ROM(PC))_{3=0}$	
		$(no, nz) \leftarrow 0$				$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	
	TAX	$(A) \leftarrow (X)$	115, 126				
					AM	$(A) \leftarrow (A) + (M(DP))$	89, 128
	TASP	$(A2-A0) \leftarrow (SP2-SP0)$	113, 126				
		(A3) ← 0		ے	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	89, 128
	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$	96, 126	Arithmetic operation		(CY) ← Carry	
	LX 1 X, y	$(X) \leftarrow XX = 0 \text{ to } 13$ $(Y) \leftarrow y \text{ y} = 0 \text{ to } 15$		obe	A n	$(A) \leftarrow (A) + n$	89, 128
ses				ətic		n = 0 to 15	05, 120
ress	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	96, 126	E E			
RAM addresses			05.400	Arii	AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$	90, 128
AM	INY	$(Y) \leftarrow (Y) + 1$	95, 126				
₩.	DEV	(00) - (00) -4	93, 126		OR	$(A) \leftarrow (A) OR (M(DP))$	98, 128
	DEY	$(Y) \leftarrow (Y) - 1$	55, 125		00	(CY) ← 1	100 100
	ТАМ ј	$(A) \leftarrow (M(DP))$	111, 126		SC	(Ст) ← 1	100, 128
	,,	$(X) \leftarrow (X)EXOR(j)$			RC	(CY) ← 0	99, 128
J.		j = 0 to 15					
nsfe			105 106		SZC	(CY) = 0 ?	105, 128
r tra	XAM j	$(A) \leftarrow \rightarrow (M(DP))$	125, 126			_	
iste		$(X) \leftarrow (X)EXOR(j)$			СМА	$(A) \leftarrow (\overline{A})$	92, 128
reg		j = 0 to 15			DAD	 → CY → A3A2A1A0	00 120
RAM to register transfer	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$	125, 126		RAR	TO TASAZATAU	98, 128
RAI		$(X) \leftarrow (X)EXOR(j)$					
		j = 0 to 15					
		(Y) ← (Y) − 1					
	O to 15 for M						

Note: p is 0 to 15 for M34518M2,

p is 0 to 31 for M34518M4,

p is 0 to 47 for M34518M6,

p is 0 to 63 for M34518M8/E8.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	SB j	$(Mj(DP)) \leftarrow 1$ j = 0 to 3	100, 128		DI	(INTE) ← 0	93, 132
tion	DD:		00.400		EI	(INTE) ← 1	93, 132
Bit oper	RB j	$(Mj(DP)) \leftarrow 0$ $j = 0 \text{ to } 3$	98, 128		SNZ0	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0	101, 132
	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	104, 128			V10 = 1: NOP	
rison	SEAM	(A) = (M(DP)) ?	101, 128		SNZ1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) \leftarrow 0 V11 = 1: NOP	101, 132
Comparison operation	SEA n	(A) = n ? n = 0 to 15	101, 128		SNZI0	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?	102, 132
	Ва	(PCL) ← a6-a0	90, 130	tion			
Branch operation	BL p, a	(PCH) ← p (PCL) ← a6-a0	90, 130	Interrupt operation	SNZI1	I22 = 1 : (INT1) = "H" ? I22 = 0 : (INT1) = "L" ?	102, 132
anch op	BLA p	(PCH) ← p	90, 130	Interru	TAV1	(A) ← (V1)	113, 132
B	<i>52</i> , (p	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	33, 133		TV1A	(V1) ← (A)	122, 132
	ВМ а	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	91, 130		TAV2	(A) ← (V2)	114, 132
		(PCH) ← 2 (PCL) ← a6—a0			TV2A	(V2) ← (A)	123, 132
Subroutine operation	BML p, a	(SP) ← (SP) + 1	91, 130		TAI1	(A) ← (I1)	110, 132
tine op		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$			TI1A	(I1) ← (A)	118, 132
nprou		(PCL) ← a6-a0			TAI2	$(A) \leftarrow (I2)$	110, 132
ઝ <u>ં</u>	BMLA p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	91, 130		TI2A	(I2) ← (A)	118, 132
		$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$			TPAA	(PA0) ← (A0)	120, 132
	RTI	(PC) ← (SK(SP))	99, 130		TAW1	(A) ← (W1)	114, 132
	KII	$(SP) \leftarrow (SR(SP))$	99, 130		TW1A	(W1) ← (A)	123, 132
	RT	(PC) ← (SK(SP)) (SP) ← (SP) − 1	99, 130	Timer operation	TAW2	(A) ← (W2)	114, 132
ration	RTS	(PC) ← (SK(SP))	100, 130	mer op	TW2A	(W2) ← (A)	123, 132
Return operation		(SP) ← (SP) − 1		=	TAW3	(A) ← (W3)	114, 132
Retu					TW3A	(W3) ← (A)	123, 132

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	TAW4	(A) ← (W4)	115, 132		Т4НАВ	$(R4H7-R4H4) \leftarrow (B)$ $(R4H3-R4H0) \leftarrow (A)$	106, 134
	TW4A	(W4) ← (A)	124, 132		TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)	121, 134
	TAW5	(A) ← (W5)	115, 134		TR3AB	$(R37-R34) \leftarrow (B) (R33-R30) \leftarrow (A)$	122, 134
	TW5A	(W5) ← (A)	124, 134				
	TAW6	(A) ← (W6)	115, 134		T4R4L	(T47–T44) ← (R4L7–R4L4)	106, 136
	TW6A	(W6) ← (A)	124, 134	Timer operation	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 V12 = 1: NOP	103, 136
	TABPS	(B) ← (TPS7–TPS4)	109, 134	obe			
		$(A) \leftarrow (TPS3-TPS0)$		Timer	SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0	103, 136
	TPSAB	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$	120, 134			V13 = 1: NOP	
		$(RPS3-RPS0) \leftarrow (A)$			SNZT3	V20 = 0: (T3F) = 1 ?	103, 136
		$(TPS3-TPS0) \leftarrow (A)$				After skipping, (T3F) \leftarrow 0 V20 = 1: NOP	
	TAB1	(B) ← (T17–T14)	107, 134				
		(A) ← (T13–T10)			SNZT4	V21 = 0: (T4F) = 1 ? After skipping, (T4F) \leftarrow 0	104, 136
on	T1AB	(R17–R14) ← (B)	105, 134			V21 = 1: NOP	
rati		(T17−T14) ← (B)					
эdo		(R13–R10) ← (A)			IAP0	(A) ← (P0)	94, 136
Timer operation		(T13–T10) ← (A)			OP0A	(P0) ← (A)	96, 136
'	TAB2	(B) ← (T27–T24)	107, 134			(A) (D4)	04 400
		(A) ← (T23–T20)			IAP1	(A) ← (P1)	94, 136
	T2AB	(R27–R24) ← (B)	105, 134		OP1A	(P1) ← (A)	97, 136
		$(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$			IAP2	(A2−A0) ← (P22−P20) (A3) ← 0	94, 136
		(T23−T20) ← (A)		tion	OP2A	(P22−P20) ← (A2−A0)	97, 136
	TAB3	(B) ← (T37–T34) (A) ← (T33–T30)	107, 134	Input/Output operation	IAP3	(A) ← (P3)	95, 136
	T3AB	(R37–R34) ← (B)	106, 134	Output	OP3A	(P3) ← (A)	97, 136
		(T37–T34) ← (B)	100, 101	ont/			
		(R33–R30) ← (A)		<u>=</u>	IAP6	(A) ← (P6)	95, 136
		(T33–T30) ← (A)			OP6A	(P6) ← (A)	97, 136
	TAB4	(B) ← (T47–T44)	108, 134				
		$(A) \leftarrow (T43 - T40)$.55, 101				
	T4AB	(R4L7–R4L4) ← (B)	106, 134				
		(T47−T44) ← (B)					
		$(R4L3-R4L0) \leftarrow (A)$					
		(T43–T40) ← (A)					

Group- ing	Mnemonic	F INSTRUCTION FUNCT Function	Page	Grou	ib- V	Inemonic	Function	Page
	CLD	(D) ← 1	91, 138			ABSI	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$	109, 138
	RD	$(D(Y)) \leftarrow 0$ (Y) = 0 to 7	99, 138		Т	SIAB	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$	122, 138
	SD	$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 7$	100, 138	eration	S	SST	(SIOF) ← 0 Serial I/O starting	104, 138
	SZD	(D(Y)) = 0 to 7 (D(Y)) = 0 ? (Y) = 0 to 7	105, 138	Serial I/O operation	S	SNZSI	V23=0: (SIOF)=1? After skipping, (SIOF) \leftarrow 0 V23=1: NOP	103, 138
	TAPU0	(A) ← (PU0)	112, 138		T	ĀJ1	(A) ← (J1)	110, 138
	TPU0A	(PU0) ← (A)	120, 138		Т	J1A	(J1) ← (A)	118, 138
	TAPU1	$(A) \leftarrow (PU1)$	112, 138		T	ABAD	In A/D conversion mode , (B) ← (AD9–AD6)	108, 140
on	TPU1A	(PU1) ← (A)	120, 138				$(A) \leftarrow (AD5-AD2)$ In comparator mode,	
Input/Output operation	TAK0	(A) ← (K0)	110, 138				$(B) \leftarrow (AD7-AD4)$ $(A) \leftarrow (AD3-AD0)$	
utput	TK0A	$(K0) \leftarrow (A)$	118, 138		_	ĀLĀ	$(A3, A2) \leftarrow (AD1, AD0)$	111, 140
nput/C	TAK1	(A) ← (K1)	111, 138			7127	$(A_1, A_0) \leftarrow 0$	111, 110
	TK1A	(K1) ← (A)	119, 138		T	ADAB	(AD7–AD4) ← (B) (AD3–AD0) ← (A)	109, 140
	TAK2	(A) ← (K2)	111, 138		A	ADST	(ADF) ← 0	89, 140
	TK2A	(K2) ← (A)	119, 138	ation			A/D conversion starting	
	TFR0A	$(FR0) \leftarrow (A)$	117, 138	A/D operation	s	SNZAD	V21 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0	102, 140
	TFR1A	(FR1) ← (A)	117, 138	\ \ \ \ \ \ \			V21=1: NOP	
	TFR2A	(FR2) ← (A)	117, 138		Т	AQ1	(A) ← (Q1)	112, 140
	СМСК	Ceramic resonator selected	92, 138	<u> </u>	Т	Q1A	(Q1) ← (A)	121, 140
	CRCK	RC oscillator selected	92, 138		T	AQ2	(A) ← (Q2)	113, 140
ration	СҮСК	Quartz-crystal oscillator selected	92, 138		Т	Q2A	(Q2) ← (A)	121, 140
Clock operation	TRGA	(RG0) ← (A0)	122, 138		T	AQ3	(A) ← (Q3)	113, 140
)ပဲ	TAMR	$(A) \leftarrow (MR)$	112, 138		Т	-Q3A	(Q3) ← (A)	121, 140
	TMRA	$(MR) \leftarrow (A)$	119, 138					

INDEX LIST OF INSTRUCTION FUNCTION (continued)

	CLIST C	I INSTRUCTION FUNCT	1001 (COI
Group- ing	Mnemonic	Function	Page
	NOP	(PC) ← (PC) + 1	96, 140
	POF	Transition to RAM back-up mode	98, 140
	EPOF	POF instruction valid	94, 140
eratior	SNZP	(P) = 1 ?	102, 140
Other operation	DWDT	Stop of watchdog timer function enabled	93, 140
	WRST	(WDF1) = 1 ? After skipping, (WDF1) \leftarrow 0	125, 140
	SRST	System reset occurrence	104, 140



MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n	and accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	Overflow = 0
Operation:	(A) ← (A) + n n = 0 to 15	Grouping: Description	register A, The contents Skips the coverflow as Executes t	value n in and stores of carry flanext instrust the resulting the next instruction.	the immediate field to sa result in register A. g CY remains unchanged. ction when there is no t of operation. struction when there is t of operation.
	conversion STart)				
Instruction code	D9 D0 1 0 0 1 1 1 1 1 1 2 2 9 F 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(ADF) ← 0	Grouping:	A/D conve	rsion opera	ation
	Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting (Q13 : bit 3 of A/D control register Q1)	Description	flag ADF, a conversion	and the A/D mode (Q1 on at the c	onversion completion conversion at the A/D 13 = 0) or the compara- comparator mode (Q13
AM (Add a	ccumulator and Memory)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation	
		Description	Stores the	result in re	f M(DP) to register A. egister A. The contents ins unchanged.
AMC (Add	accumulator, Memory and Carry)				
Instruction code	D9 D0 0 0 0 0 1 0 1 1 0 0 B	Number of words	Number of cycles	Flag CY	Skip condition
Code	0 0 0 0 0 0 1 0 1 1 2 0 0 8 16	1	1	0/1	-
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	Grouping: Description		contents of ster A. Sto	f M(DP) and carry flag res the result in regis- Y.

PRELIMINARY

AND (logic		ט ט	BIME	en a	ccui	nuia	tor	anc	me	mor:	<u>y)</u>						
Instruction	D9								D ₀					Number of	Number of	Flag CY	Skip condition
code	0	0	0 0	0 0	1	1	0	0	0	0	1	8	6	words	cycles		
									12				ь	1	1	_	_
Operation:	(A) ←	– (A)	AND	(M(D	P))									Grouping:	Arithmetic	operation	
o por accom	(,,,	(, ,	, 10	((2	' //									Description		•	ation between the con
																-	and the contents of e result in register A.
B a (Branc	h to a	ddre	ess a	a)													
Instruction	D9								D ₀		ΙΩ			Number of words	Number of cycles	Flag CY	Skip condition
code	0	1	1 a	a6 a5	a4	a 3	a 2	a1	a0 2	1	8 +a	a ₁	6	1	1	_	_
Operation:	(PCL	.) ← 8	a6 to	a 0										Grouping:	Branch op	eration	
	(,															: Branches to address
														Note:	a in the ide	entical pag e branch a	e. ddress within the pag
BL p, a (Br		Lon	g to	addı	ess	a in	pag									El OV	01:
Instruction code	D9	0	1 1	1 1	p4	рз	p2	p1	D ₀	0	E +p	p ,		Number of words	Number of cycles	Flag CY	Skip condition
													6	2	2	_	_
	1	0	p5 a	a6 a5	a4	a 3	a2	a1	a0 2	2	p +a	a ,	6	Grouping:	Branch op	eration	
Operation:	(PC	H) ←	р											Description	: Branch ou	t of a page	: Branches to address
	(PCı	.) ← a	a6 to	a 0											a in page p	٥.	
														Note:	M34518M		518M2, p is 0 to 31 fo 47 for M34518M6 and 18M8E8.
BLA p (Bra	anch l	_ong	j to a	addre	ess (D) +	(A)) in	pag	e p)							
Instruction	D9								Do_					Number of	Number of	Flag CY	Skip condition
code	0	0	0 (0	1	0	0	0	0 2	0	1	0	6	words 2	cycles 2	_	_
	1	0	p5 p	04 0	0	рз	p2	p1	p0 2	2	р	p,					
	<u> </u>		P 0 F	7.10		Pol	P-	۲۰	P ⁰ 2		۲	<u> </u>	6	Grouping:	Branch op		
Operation:		H) ← .) ← (–DR0,	A3- <i>P</i>	vo)								Description Note:	(DR2 DR1 registers D	DRo A3 A and A in p	: Branches to address 2 A1 A0)2 specified by page p. 518M2, p is 0 to 31 fo
																4, p is 0 to	47 for M34518M6 and



PM a /Pro	nah and Mark to addraga a in page 2)	•			
	nch and Mark to address a in page 2)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 1 0 0 0 0 0 0 16	1	1	_	_
Operation:	(SP) ← (SP) + 1	Grouping:	Subroutine	call opera	ation
•	$(SK(SP)) \leftarrow (PC)$	Description	: Call the s	ubroutine	in page 2 : Calls the
	(PCH) ← 2		subroutine	at address	s a in page 2.
	(PCL) ← a6–a0	Note:	Subroutine	e extendir	ig from page 2 to an-
			other page	can also	be called with the BM
			instruction	when it sta	arts on page 2.
					the stack because the
			maximum l	evel of sub	routine nesting is 8.
BML p, a ((Branch and Mark Long to address a in page p)	'			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p 16	words	cycles		
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 p a a 16	2	2	_	_
	1 0 ps a6 a5 a4 a3 a2 a1 a0 2 Z +a a 16	Grouping:	Subroutine	call opera	ation
Operation:	(SP) ← (SP) + 1	Description	: Call the su	broutine :	Calls the subroutine at
	$(SK(SP)) \leftarrow (PC)$		address a	in page p.	
	$(PCH) \leftarrow p$	Note:	p is 0 to 15	5 for M345	518M2, p is 0 to 31 for
	(PCL) ← a6–a0				47 for M34518M6 and
			p is 0 to 63		
					the stack because the
			maximum l	evel of sub	routine nesting is 8.
BMLA p (E	Branch and Mark Long to address (D) + (A) in page p	o)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 0 2 0 3 0	words	cycles	_	
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p 16	2	2	_	
	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Grouping:	Subroutine		
Operation:	(SP) ← (SP) + 1	Description			Calls the subroutine at
	$(SK(SP)) \leftarrow (PC)$,		Ro A3 A2 A1 A0)2 speci- nd A in page p.
	$(PCH) \leftarrow p$	Note:			518M2, p is 0 to 31 for
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				47 for M34518M6 and
			p is 0 to 63	for M345	18M8E8.
					the stack because the
			maximum l	evel of sub	routine nesting is 8.
CLD (CLea	• •	1			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 1 1 1 1 1 16	1	1	_	
			-		
					-
Operation:	(D) ← 1	Grouping:	Input/Outp		on
Operation:	(D) ← 1		Input/Outp		on
Operation:	(D) ← 1				on
Operation:	(D) ← 1				on
Operation:	(D) ← 1				on
Operation:	(D) ← 1				on
Operation:	(D) ← 1				on

CMA (Colv	Iplement of Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 1 0 0 2 0 1 0 16	1	1	_	-
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation	
			: Stores the A's conten		mplement for registe er A.
CMCK (CI	ock select: ceraMic oscillation ClocK)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	Ceramic oscillation circuit selected	Grouping:	Clock cont	rol operation	on
		Description	: Selects th main clock		oscillation circuit fo
CRCK (Clo	ock select: Rc oscillation ClocK)	Number of	Number of	Flag CY	Skip condition
code		words	cycles	l lag C1	Skip condition
	1 0 1 0 0 1 1 0 0 1 1 6 1 6 1 6 1 6 1 6	1	1	_	
Operation:	RC oscillation circuit selected	Grouping: Description	Clock cont : Selects th clock f(XIN	e RC oscil	on lation circuit for main
CYCK (Clo	ock select: crYstal oscillation ClocK)				
Instruction code	D9 D0 1 0 0 1 1 1 0 1 2 9 D 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	Quartz-crystal oscillation circuit selected	Grouping: Description	Clock cont : Selects the for main cl	e quartz-cr	on ystal oscillation circui



DEV (DEc	rement register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	l lag C1	Skip condition
	0 0 0 0 0 1 0 1 1 1 1 2 0 1 7 16	1	1	_	(Y) = 15
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping:	RAM addre	esses	
			As a resultents of required is skipped.	It of subtr gister Y is . When the	contents of register Y. action, when the con- 15, the next instruction a contents of register Y struction is executed.
DI (Disable	e Interrupt)				
Instruction	D9 D0 0 0 0 0 0 0 1 0 0 0 0 4 40	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 0 0 0 1	1	1	_	_
Operation:	(INTE) ← 0	Grouping:	Interrupt co	ontrol oper	ation
		Description			t enable flag INTE, and
		Note:	disables th		by executing the DI in-
		Note.	•		ing 1 machine cycle.
					,
DWDT (Dis	sable WatchDog Timer)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 0 1 1 1 1 0 0 ₂ 2 9 C ₁₆	words 1	cycles 1	_	
			0.1		
Operation:	Stop of watchdog timer function enabled	Grouping: Description	Other oper		timer function by the
		Description			after executing the
			DWDT inst		· ·
El (Enable	Interrupt)	<u> </u>			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	16	1	1	_	_
Operation:	(INTE) ← 1	Grouping:	Interrupt co	ontrol oper	ation
					enable flag INTE, and
			enables the		
		Note:			by executing the EI in-
			struction at	ner execut	ing 1 machine cycle.
		1			

POF		1 0		1 () 1	1 1	_	0	5	B 16	Number of words 1 Grouping: Description		immediate	Skip condition - after POF instruction EPOF instruction.
POF	nstruc	tion valid	d				2	0		16	Grouping:	Other oper : Makes the	ation immediate	
t Accu												: Makes the	immediate	
t Accu												: Makes the	immediate	
D9	mula	tor fron												
D9	mula	tor from												
D9		ioi iiOli	n poi	t P0))									
1	0 0	1 1	o) (D 0		2	6	0 16	Number of words	Number of cycles	Flag CY	Skip condition
										10	1	1	_	_
(A) ←	- (P0)										Grouping:	Input/Outp	ut operatio	n
											Description	: Transfers t	the input of	port P0 to register A
	mula	tor fron	n poi	t P1)			10				Number of	Number of	Flag CV	Skip condition
	0 0	1 1	0	0 () (_	2	6	1 16	words	cycles	riag C1	————
													_	-
(A) ←	- (P1)													
t Accu	mula	tor fron	n pou	+ P2)	1									
D9							\neg				Number of	Number of	Flag CY	Skip condition
1	0 0	1 1	0	0 () 1	I C	2	2	6	2 16	1	1	_	_
,	,	P22–P2	0)								Grouping: Description			
	Accu D9 1 (A) ← Accu D9 1 (A2-A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Accumulator from D9 1 0 0 1 1 (A) \leftarrow (P1) Accumulator from D9 1 0 0 1 1 (A2-A0) \leftarrow (P22-P20)	Accumulator from por D9 1 0 0 1 1 0 (A) \leftarrow (P1) Accumulator from por D9 1 0 0 1 1 0 (A2-A0) \leftarrow (P22-P20)	Accumulator from port P1) D9 1 0 0 1 1 0 0 0 (A) \leftarrow (P1) Accumulator from port P2) D9 1 0 0 1 1 0 0 0 (A2-A0) \leftarrow (P22-P20)	Accumulator from port P1) D9 1 0 0 1 1 0 0 0 0 (A) \leftarrow (P1) Accumulator from port P2) D9 1 0 0 1 1 0 0 0 1 (A2-A0) \leftarrow (P22-P20)	Accumulator from port P1) D9 D0 1 0 0 1 1 0 0 0 0 1 (A) \leftarrow (P1) Accumulator from port P2) D9 D9 D0 1 0 0 1 1 0 0 0 1 0	Accumulator from port P1) D9	Accumulator from port P1) D9 D0 1 0 0 1 1 0 0 0 0 1 2 2 (A) \leftarrow (P1) Accumulator from port P2) D9 D0 1 0 0 1 1 0 0 0 1 0 2 2 (A2-A0) \leftarrow (P22-P20)	Accumulator from port P1) D9 D0 1 0 0 1 1 0 0 0 0 1 $_2$ 2 6 (A) \leftarrow (P1) Accumulator from port P2) D9 D0 1 0 0 1 1 0 0 0 1 0 $_2$ 2 6 (A2-A0) \leftarrow (P22-P20)	Accumulator from port P1) D9 D0 1 0 0 1 1 0 0 0 0 1 $_2$ 2 6 1 $_{16}$ (A) \leftarrow (P1) Accumulator from port P2) D9 D0 1 0 0 1 1 0 0 0 1 0 $_2$ 2 6 2 $_{16}$ (A2-A0) \leftarrow (P22-P20)	E Accumulator from port P1) D9	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Accumulator from port P1) $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

IAP3 (Inpu	t Accumulator from port P3)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 1 1 2 2 6 3	1	1	_	_
Operation:	(A) ← (P3)	Grouping:	Input/Outp	ut operatio	n
орегинот.	(1) (10)				port P3 to register A
IAP6 (Inpu	t Accumulator from port P6)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	
Operation:	(A) ← (P6)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers t	he input of	port P6 to register A.
	ment register Y)	1		I =	
Instruction code	D9 D0 0 0 0 1 0 0 1 1 0 0 1 3 40	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	(Y) = 0
Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addr		
		Description	sult of ac register \ skipped. V	ddition, w 7 is 0, the Vhen the c	is of register Y. As a rest then the contents of next instruction is contents of register Y in the contents of register Y. As a rest of the contents of the
	l n in Accumulator)				
Instruction code	D9 D0 0 0 1 1 1 n n n n 0 7 n	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	Continuous description
Operation:	$(A) \leftarrow n$	Grouping:	Arithmetic	operation	
	n = 0 to 15	Description	register A. When the coded and struction	LA instruction is executed is executed in the contraction in the contraction in the contraction is executed in the contraction in the contraction in the contraction is executed in the contraction in the	the immediate field to tions are continuously I, only the first LA in uted and other La d continuously ar

LXY x, y (l	_oad register X and Y with x and y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 1 ₁₆	words 1	cycles 1	_	Continuous
Operation:	$(X) \leftarrow x \ x = 0 \ \text{to} \ 15$		<u> </u>		description
Operation.	$(x) \leftarrow x = 0 \text{ to } 15$ $(Y) \leftarrow y \text{ y} = 0 \text{ to } 15$	Grouping:	RAM addr		the immediate field t
		Description .	register X, field to re- tions are conly the fi	and the vagister Y. We continuously irst LXY in LXY in LXY in LXY in true and the varies of the vari	llue y in the immediat /hen the LXY instruct / coded and executed struction is executed ctions coded continu
LZ z (Load	register Z with z)				
Instruction code	D9 D0 0 0 1 0 0 1 0 21 20 0 4 8 45	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping:	RAM addr		the immediate field to
			register Z.		
NOP (No (,		I		
Instruction code	D9 D0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	-
Operation:	(PC) ← (PC) + 1	Grouping:	Other ope	ration	
		Description			1 to program countenain unchanged.
	tput port P0 from Accumulator)			- 0\/	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 0 0 0 0 0 1	1	1	_	-

OP1A (Out	nut no	rt P1	from			•								, (continu			
Instruction	D9		11011	170	Cuii	iuiai	01)	[D 0					Number of	Number of	Flag CY	Skip condition
code	1 0	0	0	1	0	0 0	0	_	1 ,	2	2	1	٦.,	words	cycles	Ů	<u> </u>
									2				16	1	1	_	-
Operation:	(P1) ←	- (A)												Grouping:	Input/Outp	ut operatio	n
														Description	: Outputs the P1.	ne content:	s of register A to port
OP2A (Out	put po	rt P2	from	ı Ac	cun	nulat	or)										
Instruction	D9 1 0					0 0		_	D ₀	2	2	2	.]	Number of words	Number of cycles	Flag CY	Skip condition
	. •			-		- -				: <u></u>			16	1	1	_	_
Operation:	(P2) ←	- (A)												Grouping:	Input/Outp	ut operatio	n
·	` '	, ,												T			s of register A to port
OP3A (Out	put po	rt P3	from	n Ac	cun	nulat	or)										
Instruction	D9			4		0 0		_	D ₀		Τ.	Τ,	\Box	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0	0	0	1	0	0 0) 1		1 2	2	2	3	16	1	1	_	-
Operation:	(P3) ←	- (A)												Grouping:	Input/Outp		
														Description	: Outputs the P3.	ne content	s of register A to port
OP6A (Out	• •	rt P6	from	ı Ac	cun	nulat	or)								Nhh f	FI 0\(01:
Instruction code	D9	0	0	1	0	0 1	1		O0	2	2	Τ.	\Box	Number of words	Number of cycles	Flag CY	Skip condition
	1 10	10	0	<u> </u>	0	0 1	'		0 2	! L ²		6	16	1	1	_	-
Operation:	(P6) ←	- (A)												Grouping: Description	Input/Outp : Outputs th P6.		n s of register A to port

	·	•			
OR (logical	OR between accumulator and memory)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 0 0 1 2 0 1 9 16	1	1	_	_
Operation:	$(A) \leftarrow (A) \ OR \ (M(DP))$	Grouping:	Arithmetic	operation	
		Description	tents of re	egister A	ion between the conand the contents of eresult in register A.
POF (Pow	er OFf)				
Instruction code	D9 D0 0 0 0 0 0 0 1 0 0 0 2 16	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 0 1 0 2 16	1	1	_	_
Operation:	Transition to RAM back-up mode	Grouping:	Other oper	ration	
		Description			RAM back-up state by
		executing the POF instruction after executing the EPOF instruction. Note: If the EPOF instruction is not executed before executing this instruction, this instruction equivalent to the NOP instruction.			
	ate Accumulator Right)				
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 0 1 ₂ 0 1 D ₁₆	1	cycles 1	0/1	-
Operation:	\rightarrow $\boxed{\text{CY}} \rightarrow \boxed{\text{A3A2A1A0}}$	Grouping:	Arithmetic	operation	
		Description			ontents of register A in- of carry flag CY to the
RB j (Rese	et Bit)				
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	2 + 116	1	1	_	_
Operation:	$(Mj(DP)) \leftarrow 0$ j = 0 to 3	Grouping: Description	, ,	the conter	nts of bit j (bit specified e immediate field) of



RC (Reset	Carry flag)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 1 1 0 2 0 0 6 16	1	1	0	_
Operation:	$(CY) \leftarrow 0$	Grouping:	Arithmetic : Clears (0)		
				to outry ma	9 0 1.
RD (Reset	port D specified by register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 1 2 0 1 4	words 1	cycles 1	_	_
	(DAA)				
Operation:	$(D(Y)) \leftarrow 0$ However,	Grouping:	Input/Outp		n ort D specified by reg
	(Y) = 0 to 7		ister Y.		
	n from subroutine)	North	Ni. mala an af	FI= = 0V	Oli in a see divise.
Instruction code	D9 D0 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	2	-	_
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration	
	(SP) ← (SP) – 1	Description	: Returns f called the		outine to the routing
	rn from Interrupt)	Number	Number of	Flor CV	Older and distant
Instruction code	D9 D0 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 0 1 1 0 2	1	1	-	-
Operation:	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Description	main routir Returns ea carry flag, the continu	rom interru ne. ach value o skip status ious descri	upt service routine to f data pointer (X, Y, Z) , NOP mode status by ption of the LA/LXY in and register B to the

RTS (ReTu	ırn from	sub	routin	e an	ıd Sk	ip)									
Instruction code	D9 0	0	1 0		0			D ₀	0	4	5 16	Number of words	Number of cycles	Flag CY	Skip condition
	0 0	0	1 0	10	101	<u>' </u>	<u> </u>	<u>'</u> 2		4	16	1	2	_	Skip at uncondition
Operation:	(PC) ←	(SK(SP))									Grouping:	Return ope	eration	
	(SP) ←	(SP)	– 1									Description		subroutine	outine to the routine, and skips the next inon.
SB j (Set E	Bit)														
Instruction code	D9 0	0	1 0	1	1	1		Do	0	5	C +j 16	Number of words	Number of cycles	Flag CY	Skip condition
											0۱ ــــــــــــــــــــــــــــــــــــ	1	1	_	_
Operation:	(Mj(DP)) ← ´	1									Grouping:	Bit operation	on	
	j = 0 to	3										Description	, ,		of bit j (bit specified by nediate field) of M(DP).
SC (Set Ca)										1		I	
Instruction code	D9 0	0	0 0	0	0	1	т	Do 1	0	0	7 16	Number of words	Number of cycles	Flag CY	Skip condition
												1	1	1	_
Operation:	(CY) ←	1										Grouping:	Arithmetic : Sets (1) to		
OD (0.11	1.0														
SD (Set po	Spe ט זוי D9	CITIE	ea by i	egis	ster y)		D ₀				Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 0	1	0	1		1	0	1	5	words	cycles	l and a	
				<u> </u>		·		<u>.</u>	! L	I . I	16	1	1	_	-
Operation:	$(D(Y)) \in (Y) = 0$											Grouping: Description	Input/Outp : Sets (1) to ter Y.		on rt D specified by regis-

SEA n (Ski	p Equ	ıal,	Ac	cur	nula	ator	wi	th ir	nm	ec	diat	e c	data	a n)						
Instruction	D9		<u> </u>								D ₀				,			Number of	Number of	Flag CY	Skip condition
code	0	0	0	0	1	0	0	1	C)	1	2	0	2	5	1		words	cycles		
												۷ ا					,	2	2	_	(A) = n
	0	0	0	1	1	1	n	n	r	1	n	2	0	7	n	1	;	Grouping:	Compariso	n operatio	n
Operation:	(A) =	n ?	?																		uction when the con-
-	n = 0																	·	the immed Executes t	iate field. he next ins gister A is r	equal to the value n in truction when the contot equal to the value n
SEAM (Ski	p Equ	ıal,	Ac	cur	nula	ator	wi	th N	1en	no	ry)										
Instruction	D9	0	0	0	1	0	0				D ₀		0	2		. 7		Number of words	Number of cycles	Flag CY	Skip condition
0040	0	U		U	'	10	U	'	'		U	2	U		6	1	3	1	1	-	(A) = (M(DP))
Operation:	(A) =	(M	(DP))) ?														Grouping:	Compariso		
																		Description	tents of reg M(DP). Executes t	gister A is e he next ins egister A	uction when the con- equal to the contents of struction when the con- is not equal to the
SNZ0 (Skip	o if No	n 2	Zero	0 0	ond	itior	n of	fex	terr	าล	I 0 i	nt	err	upt	re	que	st	t flag)			
Instruction code	D9	0	0	0	1	1	1	0	Τ.)	D ₀		0	3	8	3		Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>			Ļ	1 -	<u> </u>	<u> </u>					2				1	6	1	1	_	V10 = 0: (EXF0) = 1
Operation:	V10	= 0:	(EX	(F0)	= 1	?												Grouping:	Interrupt o	peration	
	After V10 (V10	= 1:	SN	Z0 =	= NO	P		ontro	ol re	gis	iter '	√ 1))					Description	when exte is "1." Afte flag. When the next in	rnal 0 inter r skipping, n the EXF struction. n = 1 : This	os the next instruction rupt request flag EXF0 clears (0) to the EXF0 0 flag is "0," executes instruction is equiva-
SNZ1 (Skip	o if No	n 2	Zer	о с	ond	itior	o of	fex	terr	าล	l 1 i	nt	err	upt	re	que	st	t flag)			
Instruction code	D9	0	0	0	1	1	1	0	C	,	D0		0	3	9			Number of words	Number of cycles	Flag CY	Skip condition
					1.	1.	<u> </u>				•	2	Ľ	1		1	6	1	1	-	V11 = 0: (EXF1) = 1
Operation:	V11 : After V11 : (V11	ski = 1:	ppin SN2	g, (I Z1 =	EXF [,]	1) ← P		ontro	ol re	gis	ter \	/1)						Grouping: Description	when exter is "1." After flag. When the next in	= 0 : Skip rnal 1 inter r skipping, n the EXF struction. = 1 : This	os the next instruction rupt request flag EXF1 clears (0) to the EXF1 flag is "0," executes instruction is equivalection.



Instruction	tip if Non Zero conditio	n of A/D cor	nvers	sion	COII	ıpıeti	on flag)				
ilisti uction	D9	D	0				Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0	0 1 1 1		2	8 7	7 16	words	cycles			
						10	1	1	_	V22 = 0: (ADF) = 1	
Operation:	V22 = 0: (ADF) = 1 ?						Grouping:	A/D conve	rsion opera	ation	
•	After skipping, (ADF) \leftarrow 0						Description: When V22 = 0 : Skips the next instruction				
	V22 = 1: SNZAD = NOP									n completion flag ADF	
	(V22 : bit 2 of the interrupt	control registe	er V2)							, clears (0) to the ADF	
	(g	,							lag is "0," executes the	
								next instru			
										instruction is equiva-	
								lent to the			
SNZIO (Skir	o if Non Zero condition	of external	0 Int	erru	ıpt ir	put p	oin)				
Instruction	D9	D					Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 1	1 0 1 0		0	3 /	16	words	cycles			
		. 0 1 0	2 L		,	1 16	1	1	-	I12 = 0 : (INT0) = "L"	
										I12 = 1 : (INT0) = "H"	
Operation:	I12 = 0 : (INT0) = "L" ?						Grouping:	Interrupt of			
	I12 = 1 : (INT0) = "H" ?						Description			s the next instruction	
	(I12: bit 2 of the interrupt of	control register	· I1)							Γ0 pin is "L." Executes	
									struction \	when the level of INTO	
								pin is "H."	_ 1 · Skin	s the next instruction	
								Γ0 pin is "H." Executes			
								when the level of INTO			
								pin is "L."	on donon i		
SNZI1 (Skip	o if Non Zero condition	of external	1 Int	erru	ıpt ir	put p	oin)				
Instruction	D9	D	0				Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 1	1 0 1 1	$\prod_{\alpha} [$	0	3 E	3 16	words	cycles			
						10	1	1	_	I22 = 0 : (INT1) = "L" I22 = 1 : (INT1) = "H"	
Operation:	I22 = 0 : (INT1) = "L" ?						Grouping:	Interrupt o	peration	()	
орогинон.	I22 = 1 : (INT1) = "H" ?						Description	<u> </u>		s the next instruction	
	(I22 : bit 2 of the interrupt of	control register	12)					when the I	evel of IN	T1 pin is "L." Executes	
	(3	,					the next in	struction v	when the level of INT1	
								pin is "H."			
										s the next instruction	
										Γ1 pin is "H." Executes	
									struction v	when the level of INT1	
			own f	lag)	1			pin is "L."			
SNZP (Skin	if Non Zero condition	of Power do		-~g)	•		Number of	Number of	Flag CY	Skip condition	
	if Non Zero condition		00			_					
Instruction	D9	D		0	n :	2	words	cycles			
	D9			0	0 3	16	1	1	_	(P) = 1	
Instruction code	D9 0 0 0 0 0	D		0	0 3	16	1	1	-	(P) = 1	
Instruction	D9	D		0	0 3	16	1 Grouping:	1 Other oper		. ,	
Instruction code	D9 0 0 0 0 0	D		0	0 3	16	1	1 Other oper Skips the r		, ,	
Instruction code	D9 0 0 0 0 0	D		0	0 3	16	1 Grouping:	1 Other oper Skips the r "1".	next instruc	ction when the P flag is	
Instruction code	D9 0 0 0 0 0	D		0	0 3	16	1 Grouping:	Other oper Skips the r "1". After skip	next instruc	ction when the P flag is	
Instruction code	D9 0 0 0 0 0	D		0	0 3	16	1 Grouping:	Other oper Skips the r "1". After skip changed.	ping, the	ction when the P flag is	
Instruction code	D9 0 0 0 0 0	D		0	0 3	16	1 Grouping:	Other oper Skips the r "1". After skip changed.	ping, the	(P) = 1 ction when the P flag is P flag remains un-	



	<u> </u>	- `			
	ip if Non Zero condition of Serial I/o interrupt reques	, , , , , , , , , , , , , , , , , , , 	1	1	
Instruction code	D9 D0 1 0 0 0 1 0 0 0 2 8 8 4c	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 1 0 0 0 1 0 0 0 2 2 8 8 16	1	1	_	V23 = 0: (SIOF) = 1
Operation:	V23 = 0: (SIOF) = 1 ?	Grouping:	Serial I/O o	peration	
•	After skipping, (SIOF) $\leftarrow 0$			•	s the next instruction
	V23 = 1: SNZSI = NOP	2000			rupt request flag SIOF
					clears (0) to the SIOF
	(V23 = bit 3 of interrupt control register V2)				
			_		flag is "0," executes
			the next ins		
					instruction is equiva-
			lent to the l	NOP instru	iction.
SNZT1 (Sk	kip if Non Zero condition of Timer 1 interrupt request	flag)			
Instruction code	D9 D0 1 0 0 0 0 0 0 2 8 0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16	1	1	-	V12 = 0: (T1F) = 1
Operation:	V12 = 0: (T1F) = 1 ?	Grouping:	Timer oper	ation	
	After skipping, (T1F) ← 0				os the next instruction
	V12 = 1: SNZT1 = NOP	2 cccp			pt request flag T1F is
	(V12 = bit 2 of interrupt control register V1)				clears (0) to the T1F
	(V12 = bit 2 of litterrupt control register V1)				
			_		ag is "0," executes the
			next instru		
					instruction is equiva-
			lent to the	NOP instru	uction.
SNZT2 (Sk	kip if Non Zero condition of Timer 2 interrupt request	flag)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 0 0 1 2 2 8 1 16	words	cycles		
		1	1	_	V13 = 0: (T2F) = 1
Operation:	V13 = 0: (T2F) = 1 ?	Grouping:	Timer oper	ation	
	After skipping, $(T2F) \leftarrow 0$	Description	: When V13	= 0 : Skip	s the next instruction
	V13 = 1: SNZT2 = NOP				pt request flag T2F is
	(V13 = bit 3 of interrupt control register V1)				clears (0) to the T2F
	,				ag is "0," executes the
					g,
			next instru	ction	
			next instru		instruction is equiva-
			When V13	= 1 : This	instruction is equiva-
SNZT3 (Sk	ip if Non Zero condition of Timer 3 interrupt request	flag)		= 1 : This	•
	kip if Non Zero condition of Timer 3 interrupt request	T .	When V13 lent to the	= 1 : This	uction.
SNZT3 (Sk Instruction code	D9 D0 1 0 0 0 0 1 0 2 8 2	flag) Number of words	When V13	= 1 : This	•
Instruction	•	Number of	When V13 lent to the	= 1 : This	uction.
Instruction code	D9 D0 1 0 0 0 0 1 0 2 8 2	Number of words 1 Grouping:	When V13 lent to the Number of cycles 1 Timer oper	= 1 : This NOP instru Flag CY - ation	Skip condition V20 = 0: (T3F) = 1
Instruction	D9	Number of words 1 Grouping:	When V13 lent to the Number of cycles 1 Timer oper	= 1 : This NOP instru Flag CY - ation	Skip condition V20 = 0: (T3F) = 1
Instruction code	D9 D0 1 0 1 0 0 0 0 1 0 2 2 8 2 16 V20 = 0: (T3F) = 1?	Number of words 1 Grouping:	When V13 lent to the Number of cycles 1 Timer oper: When V20	= 1 : This NOP instru Flag CY - ration = 0 : Skip	Skip condition V20 = 0: (T3F) = 1 os the next instruction
Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 2 \ 2 \ 8 \ 2 \ 16$ $V20 = 0: (T3F) = 1 ?$ After skipping, (T3F) $\leftarrow 0$ $V20 = 1: SNZT3 = NOP$	Number of words 1 Grouping:	When V13 lent to the Number of cycles 1 Timer oper: When V20 when time	= 1 : This NOP instru Flag CY - ration = 0 : Skip r 3 interru	Skip condition V20 = 0: (T3F) = 1 os the next instruction pt request flag T3F is
Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 2 \ 2 \ 8 \ 2 \ 16$ $V20 = 0: (T3F) = 1?$ After skipping, (T3F) $\leftarrow 0$	Number of words 1 Grouping:	When V13 lent to the Number of cycles 1 Timer oper: When V20 when time "1." After:	Flag CY ration = 0 : Skip r 3 interruskipping,	Skip condition V20 = 0: (T3F) = 1 os the next instruction pt request flag T3F is clears (0) to the T3F
Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 2 \ 2 \ 8 \ 2 \ 16$ $V20 = 0: (T3F) = 1 ?$ After skipping, (T3F) $\leftarrow 0$ $V20 = 1: SNZT3 = NOP$	Number of words 1 Grouping:	Number of cycles 1 Timer oper: When V20 when time "1." After flag. When	Flag CY ration = 0 : Skip r 3 interruskipping, the T3F fl	Skip condition V20 = 0: (T3F) = 1 os the next instruction pt request flag T3F is clears (0) to the T3F
Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 2 \ 2 \ 8 \ 2 \ 16$ $V20 = 0: (T3F) = 1 ?$ After skipping, (T3F) $\leftarrow 0$ $V20 = 1: SNZT3 = NOP$	Number of words 1 Grouping:	Number of cycles 1 Timer oper: When V20 when time "1." After flag. When next instru	Flag CY ration = 0 : Skip r 3 interrus skipping, the T3F flotion.	Skip condition V20 = 0: (T3F) = 1 os the next instruction pt request flag T3F is clears (0) to the T3F ag is "0," executes the
Instruction code	D9 D0 $1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 2 \ 2 \ 8 \ 2 \ 16$ $V20 = 0: (T3F) = 1 ?$ After skipping, (T3F) $\leftarrow 0$ $V20 = 1: SNZT3 = NOP$	Number of words 1 Grouping:	Number of cycles 1 Timer oper: When V20 when time "1." After flag. When next instru	Flag CY ation = 0 : Skip r 3 interruskipping, the T3F flection. = 1 : This	Skip condition V20 = 0: (T3F) = 1 Os the next instruction pt request flag T3F is clears (0) to the T3F ag is "0," executes the instruction is equiva-



SNZT4 (Sk	ip if Non Zero condition of Timer 4 inerrupt request	flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 1 1 2 2 8 3	words	cycles			
		1	1	_	V21 = 0: $(T4F) = 1$	
Operation:	V21 = 0: (T4F) = 1 ?	Grouping:	Timer ope	ration		
•	After skipping, $(T4F) \leftarrow 0$	Description			s the next instructio	
	V21 = 1: SNZT4 = NOP	when timer 4 interrupt request flag T4F is				
	(V21 = bit 1 of interrupt control register V2)				clears (0) to the T4	
	(V21 = bit 1 of interrupt control register V2)				· ·	
			-		ag is "0," executes th	
			next instru		to a torre the contract of	
					instruction is equiva	
			lent to the	NOP Instru	iction.	
	tem ReSeT)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 0 0 1 0 0 0 1	words	cycles			
	0 0 0 0 0 0 0 0 1 2	1	1	-	_	
Operation:	System reset occurrence	Grouping:	Other oper	ation		
Operation.	System reset occurrence	Description	•			
		Description	. System res	set occurs.		
SST (Spring	I i/o transmission/reception STart)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
oouc	1 0 1 0 0 1 1 1 1 0 ₂ 2 9 E ₁₆	1	1	_	_	
Operation:	(SIOF) ← 0	Grouping:	Serial I/O	peration		
-	Serial I/O transmission/reception start	Description	: Clears (0)	to SIOF fla	g and starts serial I/O	
					9	
SZB i (Skip	o if Zero, Bit)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	l lag 0 i	Only condition	
code	0 0 0 0 1 0 0 0 j j ₂ 0 2 j ₁₆	1	1		(Mj(DP)) = 0	
		'	l I	-	i = 0 to 3	
Operation:	(Mj(DP)) = 0 ?	Grouping:	Bit operation	nn	, 0.00	
- por unioni	i = 0 to 3	Description			uction when the con	
	j = 0 to 0	Description	•			
					cified by the value j in	
					of M(DP) is "0."	
					truction when the con	
			tents of bit	j of M(DP)	is "1."	

SZC (Skin	if Zero, Carry flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	1	Cimp Contained
	0 0 0 1 0 1 1 1 1 2 0 2 1 16	1	1	_	(CY) = 0
Operation:	(CY) = 0 ?	Grouping:	Arithmetic	operation	
•		Description			uction when the con
		_	tents of ca		
					CY flag remains un
			changed.		
			Executes t	he next ins	struction when the con
			tents of the	e CY flag is	s "1."
07D (Oldin	# Zana and Danasified by an eletan VI				
	if Zero, port D specified by register Y)	Number of	Number of	Flor CV	Chin condition
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 0 0 1 0 0 1 1 1 0 1	2	2		(D(Y)) = 0
					(D(1)) = 0 (Y) = 0 to 7
	0 0 0 0 1 0 1 0 1 1 ₂ 0 2 B ₁₆			İ	, ,
Operation:	(D(Y)) = 0 ?	Grouping:	Input/Outp	ut operation	on
орогинот.	(Y) = 0 to 7	Description			ction when a bit of po
			•		er Y is "0." Executes th
			next instru	ction wher	the bit is "1."
T1AB (Tra	nsfer data to timer 1 and register R1 from Accumula	tor and reg	ister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 0 2 3 0	words	cycles		·
	16	1	1	_	-
Operation:	(T17–T14) ← (B)	Grouping:	Timer ope	ration	
	(R17–R14) ← (B)	Description	: Transfers	the conter	nts of register B to the
	$(T13-T10) \leftarrow (A)$		high-order	4 bits of t	imer 1 and timer 1 re
	$(R13-R10) \leftarrow (A)$		load regist	ter R1. Tra	insfers the contents o
			register A	to the low	order 4 bits of timer
			and timer	1 reload re	gister R1.
T2AB (Tra	nsfer data to timer 2 and register R2 from Accumula	tor and reg	ister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 1 2 3 1	words	cycles		
	16	1	1	_	_
Operation:	(T27–T24) ← (B)	Grouping:	Timer oper	ation	
	$(R27-R24) \leftarrow (B)$	Description	: Transfers	the conter	nts of register B to the
	$(T23-T20) \leftarrow (A)$		high-order	4 bits of t	imer 2 and timer 2 re
	$(R23-R20) \leftarrow (A)$		load regist	er R2. Tra	insfers the contents of
			register A	to the low-	order 4 bits of timer 2
			and timer 2	2 reload re	gister R2.

T3AB (Tran	nsfer data to timer 3 and register R3 from Accumula	tor and reg	ister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 1 0 2 2 3 2 16	words 1	cycles 1	_	_
			· ·		
Operation:	(T37−T34) ← (B)	Grouping:	Timer oper		
	$(R37-R34) \leftarrow (B)$	Description			its of register B to the
	(T33−T30) ← (A)		high-order	4 bits of t	imer 3 and timer 3 re-
	$(R33-R30) \leftarrow (A)$		load regist	er R3. Tra	nsfers the contents of
			-		order 4 bits of timer 3
			and timer 3	3 reload re	gister R3.
T4AB (Tran	nsfer data to timer 4 and register R4L from Accumula	ator and re	gister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 1 1 2 2 3 3 16	words	cycles		
		1	1	_	_
Operation:	(T47–T44) ← (B)	Grouping:	Timer oper		
	$(R4L7-R4L4) \leftarrow (B)$	Description			its of register B to the
	$(T43-\mathsf{T40}) \leftarrow (A)$		J		imer 4 and timer 4 re-
	$(R4L3-R4L0) \leftarrow (A)$		-		ansfers the contents of
			-		order 4 bits of timer 4
			and timer 4	i reioad re	gister R4L.
TALLAD (Tr	ansfer data to register R4H from Accumulator and re	agiotor P)			
Instruction		Number of	Number of	Flog CV	Skip condition
code		words	cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 1 1 2 2 3 7 16	1	1	_	-
Operation:	(R4H7–R4H4) ← (B)	Grouping:	Timer oper	tation	
operation.	$(R4H3-R4H0) \leftarrow (A)$				its of register B to the
			high-order	4 bits of t	imer 4 and timer 4 re-
			load regist	er R4H. Tr	ansfers the contents of
			register A	to the low-	order 4 bits of timer 4
			and timer 4	1 reload re	gister R4H.
TARAL (Tra	ansfer data to timer 4 from register R4L)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 0 1 1 1 2 9 7	words	cycles	l lag O1	OKIP CONGRESS
	16	1	1	_	_
Operation:	(T47–T44) ← (R4L7–R4L4)	Grouping:	Timer oper	ation	
	$(T43-T40) \leftarrow (R4L3-R4L0)$	Description	: Transfers	the conte	nts of reload register
			R4L to time	er 4.	
		L			

	sfer data to Accumulator from register B)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 0 2 0 1 6	1	1	_	_
Operation:	(A) ← (B)	Grouping:	Register to	register tr	anefor
operation.	(A) (= (B)				ts of register B to reg
TAB1 (Tran	nsfer data to Accumulator and register B from timer	1)			
Instruction code	D9 D0 1 1 1 0 0 0 0 2 7 0 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(B) \leftarrow (T17-T14)$	Grouping:	Timer oper		_
	$(A) \leftarrow (T13-T10)$	Description		_	der 4 bits (T17-T14) o
			timer 1 to		der 4 bits (T13-T10) o
			timer 1 to		der 4 bits (113–110) 0
				-9	
TAB2 (Tran	nsfer data to Accumulator and register B from timer	2)			
Instruction	D9 D0	Number of	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 1 2 2 7 1 16	words 1	1	_	_
Operation:	(B) ← (T27–T24)	Grouping:	Timer ope	ration	
•	$(A) \leftarrow (T23-T20)$	Description			der 4 bits (T27-T24) of
			timer 2 to 1	register B.	
			Transfers		der 4 bits (T23-T20) of
					der 4 bits (T23-T20) of
			Transfers		der 4 bits (T23–T20) o
			Transfers		der 4 bits (T23–T20) o
TAB3 (Trai	nsfer data to Accumulator and register B from timer	3)	Transfers		der 4 bits (T23–T20) o
Instruction	nsfer data to Accumulator and register B from timer D9 D0	3) Number of words	Transfers		der 4 bits (T23–T20) o
		Number of	Transfers timer 2 to 1	register A.	
Instruction code	D9 D0	Number of words	Transfers timer 2 to 1	Flag CY	
Instruction code	D9 D0 1 0 0 1 1 1 0 0 1 0 2 7 2 16	Number of words 1 Grouping:	Number of cycles 1 Timer oper:	Flag CY ration the high-ore	Skip condition
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Number of cycles 1 Timer oper timer 3 to 1	Flag CY ration the high-or- register B.	Skip condition - der 4 bits (T37–T34) o
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Number of cycles 1 Timer oper timer 3 to Transfers	Flag CY - ration the high-or- register B. the low-ord	Skip condition - der 4 bits (T37–T34) o
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Number of cycles 1 Timer oper timer 3 to 1	Flag CY - ration the high-or- register B. the low-ord	
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Number of cycles 1 Timer oper timer 3 to Transfers	Flag CY - ration the high-or- register B. the low-ord	Skip condition - der 4 bits (T37–T34) o

TAB4 (Trai	nsfer data to Accumulator and register B from timer	4)			
Instruction	D9 D0 1 1 1 1 0 0 1 1 2 7 3	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	$(B) \leftarrow (T47 - T44)$	Grouping:	Timer oper	ation	'
•	$(A) \leftarrow (T43 - T40)$	Description			der 4 bits (T47-T44) of
		-	timer 4 to r	_	, ,
				Ū	der 4 bits (T43-T40) of
			timer 4 to r		, , ,
				09.010.71	
TARAD (T	ransfer data to Accumulator and register B from regi	ster AD)			
			Number of	Flog CV	Clain condition
Instruction	D9 D0	Number of words	cycles	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 1 2 2 7 9 16				
		1	1	_	_
Operation:	In A/D conversion mode (Q13 = 0),	Grouping:	A/D convei	rsion opera	ation
ореганоп.	$(B) \leftarrow (AD9-AD6)$	Description:	In the A/D	conversion	mode (Q13 = 0), trans-
	$(A) \leftarrow (AD5-AD2)$		fers the h	igh-order	4 bits (AD9-AD6) of
	In comparator mode (Q13 = 1),		register AD	to registe	er B, and the middle-or-
	$(B) \leftarrow (AD7-AD4)$		der 4 bits	(AD5-AI	D ₂) of register AD to
	$(A) \leftarrow (AD3-AD0)$		register A.	In the com	parator mode (Q13 = 1),
	(Q13: bit 3 of A/D control register Q1)		transfers th	ne middle-	order 4 bits (AD7-AD4)
	(Q13. bit 3 of A/D control register Q1)		of register A	AD to regis	ster B, and the low-order
			4 bits (AD3	–ADo) of re	egister AD to register A.
TABE (Tra	nsfer data to Accumulator and register B from regist	er E)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 0 0 2 A	words	cycles		,
	16	1	1	-	_
Operation:	(B) ← (E7–E4)	Grouping:	Register to	rogiotor t	ronofor
Operation.	$(A) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$				order 4 bits (E7–E4) of
	(A) (L3-L0)	Description		•	, ,
			_	-	B, and low-order 4 bits
			of register	E to regisi	lei A.
TABP p (T	ransfer data to Accumulator and register B from Pro	gram mem	ory in page	e p)	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 p5 p4 p3 p2 p1 p0 0 8 p	words	cycles		
		1	3	_	_
Operation:	(SP) ← (SP) + 1	Grouping:	Arithmetic	operation	
орогинот.	$(SK(SP)) \leftarrow (PC)$			•	to register D, bits 7 to 4
	(PCH) ← p		to register	B and bit	s 3 to 0 to register A.
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				the ROM pattern in ad-
	$(DR2) \leftarrow 0$		by registers		A3 A2 A1 A0)2 specified
	$(DR1, DR0) \leftarrow (ROM(PC))9, 8$	Note: p is	0 to 15 for N	//34518M	2, and p is 0 to 31 for
	$(B) \leftarrow (ROM(PC))7-4$				//34518M6, and p is 0 to
	$(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$		r M34518M8E		ed, be careful not to over
	$(SP) \leftarrow (SR(SP))$ $(SP) \leftarrow (SP) - 1$				tack register is used.
	(0. / . (0. / .			J 0	<u> </u>

TABPS (Tr	ransfer data to Accumulator and register B from Pres	Scaler)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 1 0 1 2 2 7 5 16	words 1	cycles 1	_	_
	(5) (750 750)		<u> </u>		
Operation:	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)	Grouping:	Timer oper		order 4 bits (TPS7-
	(A) (A (11 63 11 66)	Description	TPS4) of	prescale ne low-ord	r to register B, and er 4 bits (TPS3-TPS0)
TABSI (Tra	ansfer data to Accumulator and register B from regis	ter SI)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 1 1 1 0 0 0 0 2 2 7 0 16	1	1	-	-
Operation:	(B) ← (SI7−SI4)	Grouping:	Serial I/O	peration	
	(A) ← (SI3−SI0)	Description	serial I/O transfers t	register he low-or	rder 4 bits (SI7-SI4) of SI to register B, and der 4 bits (SI3-SI0) of to register A.
	sfer data to Accumulator from register D)	N	Niverbanaf	Flar CV	Older and distant
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition
		ļ ļ	1	_	_
Operation:	$(A2-A0) \leftarrow (DR2-DR0)$	Grouping:	Register to	register ti	ansfer
	$(A3) \leftarrow 0$	Description			nts of register D to the
		Note:	When this	instruction	A0) of register A. on is executed, "0" is a) of register A.
TADAB (T	ransfer data to register AD from Accumulator from re	egister B)			
Instruction	D9 D0 1 0 0 0 1 1 1 0 0 1 2 3 9 40	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 1 1 0 0 1 2 2 3 3 16	1	1	-	-
Operations	(AD7 AD4) ((B)	Grouping:	A/D conve	rsion opera	ation
Operation:	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	Description	struction is	equivalent	mode (Q13 = 0), this into the NOP instruction. node (Q13 = 1), trans-

TAI1 (Trans	sfer data to Accumulator from register I1)				
Instruction	D9 D0 1 0 1 0 0 1 1 0 2 5 3 40	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 0 0 1 1 2 2 3 3 16	1	1	_	-
Operation:	(A) ← (I1)	Grouping: Description	Interrupt o : Transfers register I1	the conten	ts of interrupt control A.
TAI2 (Trans	sfer data to Accumulator from register I2)				
Instruction	D9 D0 1 0 0 1 0 1 0 1 0 0 2 2 5 4 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(A) ← (I2)	Grouping:	Interrupt o	peration the conten	ts of interrupt control A.
TAJ1 (Tran	nsfer data to Accumulator from register J1)	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 1 0 2 2 4 2 16	words 1	cycles 1	_	<u> </u>
Operation:	(A) ← (J1)	Grouping: Description		•	ts of serial I/O control A.
	nsfer data to Accumulator from register K0)			[=: a):[
Instruction code	D9 D0 1 0 0 1 0 1 0 1 1 0 ₂ 2 5 6 ₁₆	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(A) ← (K0)	Grouping: Description	Input/Outp	ut operatio	n nts of key-on wakeup

	nsfer data to Accumulator from register K1)	1	1		
Instruction code	D9 D0 1 0 1 1 0 0 1 2 5 9 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	$(A) \leftarrow (K1)$	Grouping:	Input/Outp	ut operatio	n
		Description			nts of key-on wakeup register A.
TAK2 (Trai	nsfer data to Accumulator from register K2)	I			
Instruction code	D9 D0 1 0 1 0 1 0 0 2 5 A 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	
Operation:	$(A) \leftarrow (K2)$	Grouping:	Input/Outp		
		Description	: Transfers control reg		nts of key-on wakeup register A.
TALA (Trai	nsfer data to Accumulator from register LA)				
Instruction code	D9 D0 1 0 0 1 0 0 1 2 4 9 4	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(A3, A2) \leftarrow (AD1, AD0)$	Grouping:	A/D conve	rsion opera	ation
	$(A_1, A_0) \leftarrow 0$	Description Note:	register AD of register After this) to the hig A. instructio	er 2 bits (AD1, AD0) of th-order 2 bits (A3, A2) in is executed, "0" is der 2 bits (A1, A0) of
TAM j (Tra	nsfer data to Accumulator from Memory)	1			
Instruction code	D9 D0 1 1 0 0 j j j j 2 C j 46	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 1 1 0 0 j j j j ₂ 2 C j ₁₆	1	1	-	-
Operation:	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Grouping: Description	register A performed	ferring the , an exclu between re mediate fie	fer contents of M(DP) to sive OR operation is egister X and the value eld, and stores the re-

TAMR (Tra	nsfer da	ata to	Accu	mula	ator fr	om	regis	ter	MF	₹)						
Instruction	D9						D ₀					Number of	Number of	Flag CY	Skip condition	
code	1 0	0	1 0	1	0 0	1	0		2	5 2	2	words	cycles			
								2 ∟			16	1	1	_	-	
Operation:	(A) ← (MR)										Grouping:	Clock oper	ation		
•	` , `	,										Description	: Transfers t	the content	s of clock control reg-	
													ister MR to	o register A.		
TAPU0 (Tra	ansfer o	data 1	to Acc	umu	lator	rom	regi	stei	r P	U0)						
Instruction	D9	0	1 0	1	0 1		D0		2		7 16	Number of words	Number of cycles	Flag CY	Skip condition	
	[,]	1 • 1	. 0					2 L	-		16	1	1	_	_	
Operation:	(A) ← (PU0)										Grouping: Input/Output operation					
												Description		the conte J0 to regist	nts of pull-up contro er A	
TAPU1 (Trainstruction code	D9 1 0		to Acc	umu 1	lator		regi Do	_			16	Number of words	Number of cycles	Flag CY	Skip condition	
Operation:	(A) ← (PU1)										Grouping:	Input/Outp	ut operatio	n	
													: Transfers		nts of pull-up contro	
TAQ1 (Trai	nsfer da	ata to	Accu	mula	ator fr	om r	egis	er (Q1)						
Instruction code	D9	0	1 0	0	0 1	0	D ₀	Г	2	4 4	1 10	Number of words	Number of cycles	Flag CY	Skip condition	
	[1] 0		1 0		0 1			2 L	_	7 -	* 16	1	1	_	_	
Operation:	(A) ← (Q1)										Grouping:	A/D conve	rsion opera	ation	
													ter Q1 to re		s of A/D control regis	

Instruction code Operation:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping: Description Number of words 1 Grouping:	Number of cycles 1 A/D conve Transfers ter Q2 to re Number of cycles 1	the content	Skip condition - ation ts of A/D control regis Skip condition
TAQ3 (Transtruction code	$(A) \leftarrow (Q2)$ Sfer data to Accumulator from register Q3) D9 D0 1 0 0 1 0 0 0 1 1 0 0 2 2 4 6 16	1 Grouping: Description Number of words 1	A/D conve Transfers ter Q2 to re Number of cycles	rsion opera the content egister A.	ts of A/D control regis
TAQ3 (Tran Instruction code	$(A) \leftarrow (Q2)$ sfer data to Accumulator from register Q3) D9 D0 1 0 1 0 1 0 1 0 1 0 1 1 0 2 2 4 6 16	Orouping: Description Number of words	A/D conve	rsion opera the content egister A.	ts of A/D control regis
TAQ3 (Tran Instruction code	sfer data to Accumulator from register Q3) D9 1 0 0 1 0 0 0 1 1 0 0 2 2 4 6 16	Number of words	Number of cycles	the content egister A.	ts of A/D control regis
Instruction code	D9 D0 1 0 0 1 0 0 0 1 1 0 0 2 2 4 6 16	Number of words	Number of cycles	the content egister A.	ts of A/D control regis
Instruction code	D9 D0 1 0 0 1 0 0 0 1 1 0 0 2 2 4 6 16	Number of words	Number of cycles	egister A.	
Instruction code	D9 D0 1 0 0 1 0 0 0 1 1 0 0 2 2 4 6 16	words 1	cycles	Flag CY	Skip condition
Instruction code	D9 D0 1 0 0 1 0 0 0 1 1 0 0 2 2 4 6 16	words 1	cycles	Flag CY	Skip condition
		1	•		
Operation:	(A) ← (Q3)		'		_
Operation:	(A) ← (Q3)	Grouping:			
		0.000	A/D conve	rsion opera	ation
		Description	ter Q3 to re		ts of A/D control regis
	sfer data to Accumulator from Stack Pointer)	Number of	Number of	Flog CV	Chin condition
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 1 0 0 0 0 2 0 3 0 16	1	1	-	-
Operation:	$(A2-A0) \leftarrow (SP2-SP0)$	Grouping:	Register to	register tr	ansfer
	$(A3) \leftarrow 0$	Description			s of stack pointer (SP
		Note:	After this	instructio	s (A2–A0) of register A n is executed, "0" is s) of register A.
TAV1 (Tran	sfer data to Accumulator from register V1)			_	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 0 2 0 5 4	1	1	-	-
Operation:	(A) ← (V1)	Grouping:	Interrupt o	peration	
		Description		the conter	nts of interrupt contro

	•				
TAV2 (Tran	nsfer data to Accumulator from register V2)				
Instruction code	D9 D0 0 0 1 0 1 0 1 0 1 0 1 0 5 5 16	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 1 0 1 0 1 2	1	1	_	-
Operation:	(A) ← (V2)	Grouping:	Interrupt o	peration	
			: Transfers	•	nts of interrupt control r A.
TAW1 (Tra	nsfer data to Accumulator from register W1)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(A) \leftarrow (W1)$	Grouping:	Timer oper	ration	
		Description	: Transfers to		ts of timer control reg-
TAW2 (Tra	nsfer data to Accumulator from register W2) D9 D0 1 0 0 1 0 0 1 1 0 0 2 2 4 C 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(A) ← (W2)	Grouping:	Timer oper	ration	
		Description	: Transfers	the conten	ts of timer control reg-
			ister W2 to	register A	
	nsfer data to Accumulator from register W3)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 0 0 1 1 2 2 4 D 16	1	1	_	-
Operation:	(A) ← (W3)	Grouping:	Timer oper	ration	
				the conten	ts of timer control reg-

TΔW4 (Tra	Insfer data to Accumulator from register W4)	•			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 0 0 ₂ 2 4 E ₁₆	words	cycles		·
		1	1	_	_
Operation:	(A) ← (W4)	Grouping:	Timer ope	ration	
оролино			n: Transfers		ts of timer control reg-
	nsfer data to Accumulator from register W5)	1		T=: =:/	
Instruction code	D9 D0 1 0 0 1 1 1 1 1 2 2 4 F 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1		_
Operation:	$(A) \leftarrow (W5)$	Grouping:	Timer ope		
		Description		the content o register A	ts of timer control reg-
TANAC (Tra	refer data to Assume data from resistan MC				
	nsfer data to Accumulator from register W6)	Ni	Niah an af	Flar CV	01.5
Instruction code	D9 D0 1 0 1 0 0 0 0 0 2 2 5 0 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	$(A) \leftarrow (W6)$	Grouping:	Timer ope		
		Description		the content o register A	ts of timer control reg-
TAX (Trans	sfer data to Accumulator from register X)				
Instruction code	D9 D0 0 0 1 0 1 0 0 1 0 2 0 5 2 16	Number of words	Number of cycles	Flag CY	Skip condition
oodo	0 0 0 1 0 1 0 0 1 0 2	1	1	-	-
Operation:	$(A) \leftarrow (X)$	Grouping:	Register to	register tr	ansfer
		Description	r: Transfers ister A.	the conten	ts of register X to reg-

efer data to Accumulator from register Y)	•			
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 1 1 1 1 1 2	1	1	-	-
$(A) \leftarrow (Y)$	Grouping:			
	Description	ter A.		
sfer data to Accumulator from register Z)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	-
$(A1, A0) \leftarrow (Z1, Z0)$	Grouping:	Register to	register tr	ansfer
$(A3, A2) \leftarrow 0$	Description Note:	low-order 2 After this	2 bits (A1, A instructio	_
sfer data to register B from Accumulator)				
D9 D0	words	cycles	Flag CY	Skip condition
(D) (A)				
$(B) \leftarrow (A)$				anster s of register A to regis-
· · · · · · · · · · · · · · · · · · ·	T	T	Г	
			Flag CY	Skip condition
0 0 0 0 1 0 1 0 1 0 1 2 0 2 9 16	1	1	_	-
(DR2−DR0) ← (A2−A0)	Grouping: Description	: Transfers	the conter	nts of the low-order 3
	Sifer data to Accumulator from register Z) D9 D0 0 0 0 1 0 1 0 1 0 0 1 1 2 0 5 3 16 (A1, A0) \leftarrow (Z1, Z0) (A3, A2) \leftarrow 0 Sifer data to register B from Accumulator) D9 D0 0 0 0 0 0 1 1 1 1 0 0 1 1 0 2 0 0 E 16 (B) \leftarrow (A)	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DB	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

TEAB (Tra	insfer data to register E from Accumulator and regist	er B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 1 0 2 0 1 A 16	words 1	cycles 1	_	_
	(5.5) (6)		5		
Operation:	$(E_7 - E_4) \leftarrow (B)$	Grouping:		register ti	
	$(E_3-E_0) \leftarrow (A)$	Description			nts of register B to the
			the conter		–E4) of register E, and ter A to the low-order ₄ er E.
TFR0A (Tr	ansfer data to register FR0 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 0 0 0 0 2 2 2 8 16	1	1	_	
Operation	(EDO) ((A)			ut operatio	n
Operation:	$(FR0) \leftarrow (A)$	Grouping: Description	Input/Outp		n nts of register A to the
			port outpu	structure (control register FR0.
	ansfer data to register FR1 from Accumulator)	T		I I	
Instruction code	D9 D0 1 0 1 0 1 0 1 2 2 9	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(FR1) \leftarrow (A)$	Grouping:	Input/Outp		
		Description			nts of register A to the control register FR1.
TFR2A (Tr	ansfer data to register FR2 from Accumulator)				
Instruction	D9 D0 1 0 1 0 1 0 2 2 A	Number of words	Number of cycles	Flag CY	Skip condition
COMO	1 0 0 0 1 0 1 0 1 0 ₂ 2 2 A ₁₆	1	1	-	-
code					
	(FR2) ← (Δ)	Grouning:	Innut/Outn	ut operatio	n
Operation:	(FR2) ← (A)	Grouping: Description		the conten	n its of register A to the control register FR2.



TI1A (Tran	sfer data to register I1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(I1) ← (A)	Grouping: Description	Interrupt on the control	the content	s of register A to inter-
TI2∆ (Tran	sfer data to register I2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 2 2 1 8 16	words 1	cycles 1	_	
Operation:	$(I2) \leftarrow (A)$	Grouping:	Interrupt o		s of register A to inter-
		Description	rupt contro		•
TJ1A (Tra	nsfer data to register J1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 0 1 0 2 0 2	words	cycles		·
	16	1	1	_	_
Operation:	(J1) ← (A)	Grouping:	Serial I/O	operation	
•					s of register A to serial
			I/O control		
TK0A (Tra	nsfer data to register K0 from Accumulator)				
Instruction code	D9 D0 1 0 0 1 1 0 1 1 0 2 1 B	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(K0) ← (A)	Grouping:	Input/Outp	ut operatio	n
•					ts of register A to key-
			on wakeup	control re	gister K0.

	nsfer data to register K1 from Accumulator)		I	, ,			
Instruction code	D9 D0 1 0 1 0 1 0 0 2 1 4 16	Number of words	Number of cycles	Flag CY	Skip condition		
	1 0 0 0 0 1 0 1 0 1 0 0 2 2 1 4 16	1	1	-	-		
Operation:	(K1) ← (A)	Grouping:	Input/Outp	ut operation	n		
		Description	: Transfers on wakeup		ts of register A to ke gister K1.		
TK2A (Tra	Insfer data to register K2 from Accumulator)						
Instruction code	D9 D0 1 0 1 0 1 2 2 1 5 16	Number of words	Number of cycles	Flag CY	Skip condition		
	10	1	1	_	-		
Operation:	(K2) ← (A)	Grouping: Input/Output operation					
		Description	on wakeur		ts of register A to ke gister K2.		
TMA j (Tra	ansfer data to Memory from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles	riay C1	Skip condition		
		1	1	_	-		
Operation:	$(M(DP)) \leftarrow (A)$	Grouping: RAM to register transfer					
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Description	to M(DP), formed be	an exclusivetween reg nediate field	e contents of register or OR operation is po- ister X and the valu- d, and stores the res		
	ansfer data to register MR from Accumulator)						
Instruction code	D9 D0 1 0 1 1 0 2 1 6 40	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	-	-		
Operation:	$(MR) \leftarrow (A)$	Grouping: Description	Other oper : Transfers to control reg	he content	s of register A to clo		

TPAA (Tra	nsfer da	ita to	regis	ter F	'A fror	n Ac	<u>cum</u> u	<u>lator</u>)					
Instruction code	D9	1	0 1	0	1 0	1	D ₀	2		$\overline{}$	Number of words	Number of cycles	Flag CY	Skip condition
	1 0	1	0 1	10	1 0	'	0 2		A	16	1	1	-	
Operation:	(PA0) ←	- (Ao))								Grouping:	Timer oper	ration	
	(***)	(17)	,									: Transfers t	the content	s of lowermost bit (Ad atrol register PA.
TPSAB (Tr	ansfer o	data	to Pre	-Sca	aler fro	om A	ccum	ulate	or an	d rec	⊥ iister B)			
Instruction code	D9 1 0	0	0 1	1	0 1		D0	2			Number of words	Number of cycles	Flag CY	Skip condition
							2			16	1	1	_	_
Operation:	$ \begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \end{array} $									Grouping:	Timer oper	ration		
	(RPS3-	-RPS	$(A) \leftarrow (B)$ $(A) \leftarrow (A)$	1							Description	high-order reload regi tents of re	4 bits of p ister RPS, gister A to	ts of register B to the rescaler and prescale and transfers the con the low-order 4 bits caler reload registe
TPU0A (Tr		data	to regi	ster	PU0	rom		mula	ator)		1		I= 0.41	
Instruction code	D9 1 0	0	0 1	0	1 1	0	D ₀	2	2 [) 16	Number of words	Number of cycles	Flag CY	Skip condition
											'	'		
Operation:	(PU0) «	— (A)									Grouping: Description	Input/Outp : Transfers up control	the conten	ts of register A to pull
TPU1A (Tr	ansfer o	data	to regi	ster	PU1	rom	Accu	mula	ator)					
Instruction code	D9	0	0 1	0	1 1	1	D ₀	2	2 E	1.0	Number of words	Number of cycles	Flag CY	Skip condition
	1,1,					'	2	_		16	1	1	_	-
Operation:	(PU1) €	— (A)									Grouping: Description	Input/Outp : Transfers to up control	the conten	ts of register A to pull

ΤΟ1Δ (Tra	nsfer data to register Q1 from Accumulator)								
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition				
code		words	cycles	1	C.up containen				
	16	1	1	_	-				
Operation:	(Q1) ← (A)	Grouping:	A/D conve	rsion opera	ation				
		Description: Transfers the contents of register A to A/D							
			control reg	ilster Q1.					
(Tra	nsfer data to register Q2 from Accumulator)								
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition				
code	1 0 0 0 0 0 0 1 0 1 2 2 0 5	words	cycles	1 lag 01	OKIP CONGRESS				
	10	1	1	-	_				
Operation:	(Q2) ← (A)	Grouping:	A/D conve	rsion opera	ation				
		Description: Transfers the contents of register A to A/D control register Q2.							
TQ3A (Tra	nsfer data to register Q3 from Accumulator) D9 D0	Number of words	Number of cycles	Flag CY	Skip condition				
code	1 0 0 0 0 0 0 1 1 1 0 2 2 0 6 16	1	1	_	_				
Operation:	(Q3) ← (A)	Grouping:	A/D conve	rsion opera	ation				
		Description	: Transfers of control reg		ts of register A to A/D				
	ransfer data to register R1 from Accumulator and req	, ,							
Instruction code	D9 D0 1 1 1 1 1 1 1 2 3 F	Number of words	Number of cycles	Flag CY	Skip condition				
code	1 0 0 0 1 1 1 1 1 1 1 ₂ 2 3 F ₁₆	1	1	-	-				
Operation:	(R17–R14) ← (B)	Grouping:	Timer oper	ration					
	(R13–R10) ← (A)	Description: Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.							

	ransfer data to register R3 from Accumulator and reg				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 1 1 2 3 B	words	cycles		<u>'</u>
	16	1	1	_	-
Operation:	(R37–R34) ← (B)	Grouping:	Timer oper	ration	
o por unom	$(R33-R30) \leftarrow (A)$				its of register B to the
					7-R34) of reload regis-
			•	•	nts of register A to the
					-R30) of reload regis-
			ter R3.	+ 5110 (1100	result resources
			tor rto.		
TRGA (Tra	unsfer data to register RG from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
		words	cycles	I lag C I	Skip Condition
code	1 0 0 0 0 0 1 0 0 1 2 2 0 9 16				
		1	1	_	_
Operation:	(RG ₀) ← (A ₀)	Grouping:	Clock cont	rol operation	on.
Operation.	(NO0) (NO)				s of register A to regis-
		Description	ter RG.	ine content	s of register A to regis-
			tei NG.		
TSIAB (Tra	ansfer data to register SI from Accumulator and regis	ster B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 0 0 2 2 3 8 46	words	cycles		
	1 0 0 0 1 1 1 0 0 0 2 2 3 8 16	1	1	_	_
Operation:	$(S17-S14) \leftarrow (B)$	Grouping:	Serial I/O	peration	
•	$(SI3-SI0) \leftarrow (A)$				ts of register B to the
					-SI4) of serial I/O reg-
			-		fers the contents of
					order 4 bits (SI3–SI0) of
			serial I/O r		1 510 (510 510) 51
			301141 1/0 11	cgister or.	
T\/4 A /Tro	nofor data to register \/1 from Accumulator\				
	nsfer data to register V1 from Accumulator)	Ni	Ni	FI- OV	0125
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 1 1 ₂ 0 3 F ₁₆		 		
		1	1	_	-
Operation:	(V1) ← (A)	Grouping:	Interrupt o	peration	
ороганон.	(**) * (**)	Description			ts of register A to inter-
		200011,61101	rupt contro		=
			rupi conili	, register \	
		1			

ster V2 from Accumulator) Do 1 1 1 1 1 0 2 0 3 E	Number of words 16 Grouping:	Number of cycles	Flag CY	
1 1 1 1 1 0 ₂ 0 3 E	1 Grouping:			Skip condition
	Grouping:	1		
			-	-
		Interrupt of	peration	
	Description			s of register A to inter-
		rupt contro	I register V	2.
ister W1 from Accumulator)				
D0	Number of words	Number of cycles	Flag CY	Skip condition
5 0 1 1 1 0 2 2 0 2	1	1	-	-
	Grouping:	Timer oper	ation	
	Description	: Transfers t control reg		s of register A to timer
ister W2 from Accumulator) D0 0 0 1 1 1 1 1 2 2 0 F	Number of words	Number of cycles	Flag CY	Skip condition
	Grouping:	Timer oper		
	Description	control reg		s of register A to timer
ister W3 from Accumulator)	Number of	Number of	Flog CV	Chin condition
	Number of words	cycles	Flag CY	Skip condition
Do	16 1	1	-	_
0 1 0 0 0 0 3 1 0	0	Timer ope	the content	s of register A to time
0		Grouping:	Description: Transfers	Description: Transfers the content control register W3.

	ansfer data to register W4 from Accumulator)								
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition				
oout	1 0 0 0 0 1 0 0 0 1 1 1 2 2 1 1 1 16	1	1	-	-				
Operation:	(W4) ← (A)	Grouping:	Timer ope	ration					
				the content	s of register A to time				
TW5A (Tra	nsfer data to register W5 from Accumulator)	<u> </u>							
Instruction code	D9 D0 1 0 0 0 1 0 0 1 0 2 2 1 2 16	Number of words	Number of cycles	Flag CY	Skip condition				
		1	1	-	_				
Operation:	(W5) ← (A)	Grouping: Timer operation							
		Description	: Transfers to control reg		s of register A to time				
	ansfer data to register W6 from Accumulator)	1	I	11					
Instruction code	D9 D0 1 0 0 1 1 2 2 1 3 ₁₆	Number of words	Number of cycles	Flag CY	Skip condition				
		1	1		_				
Operation:	$(W6) \leftarrow (A)$	Grouping:	Timer oper						
		Description	control reg		s of register A to time				
•	sfer data to register Y from Accumulator)	T	I	I I					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition				
code	0 0 0 0 0 0 1 1 0 0 ₂ 0 0 C ₁₆	1	1	_	-				
Operation:	$(Y) \leftarrow (A)$	Grouping:		register tra	ansfer s of register A to regis				



111101 (1110	atchdog timer ReSeT)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 1 0 0 0 0 0 ₂ 2 A 0 ₁₆	words 1	cycles 1	_	(WDF1) = 1
Operation:	(WDF1) = 1 ?	Grouping:	Other ope	ration	
орегацоп.	After skipping, (WDF1) ← 0				uction when watchdo
	Arter skipping, (WDI 1) — 0	Description			." After skipping, clear
			-		. When the WDF1 fla
				_	next instruction. Also
					imer function when ex
				•	nstruction immediatel
			after the D		
XAM i (eX	change Accumulator and Memory data)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 1 0 1 j j j o 2 D j	words	cycles		'
		1	1	_	_
				<u> </u>	_
Operation:	$(A) \longleftrightarrow (M(DP))$	Grouping:	RAM to re		
	$ (X) \leftarrow (X) \in XOR(j) $ $ j = 0 \text{ to } 15 $	Description			ne contents of M(DP) egister A, an exclusive
	j = 0 to 13				ormed between regis
			•		in the immediate field
				-	in register X.
		1			
XAMD i (e)	Xchange Accumulator and Memory data and Decre	ment regist	er Y and sk	(qiz	
XAMD j (e)	Xchange Accumulator and Memory data and Decre	ment regist	er Y and sk	rip)	Skip condition
	D9 D0 1 1 1 1 1 1 1 1 1 1 2 F 1	Number of words		1	Skip condition
Instruction	D9 D0	Number of words	Number of	1	Skip condition (Y) = 15
Instruction code	D9 D0 1 0 1 1 1 1 j j j j 2 2 F j 16	Number of words	Number of cycles 1 RAM to reg	Flag CY - gister trans	(Y) = 15
Instruction	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles 1 RAM to region After exchine	Flag CY - gister transpanging th	(Y) = 15 Interpretation of M(DP)
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Number of cycles 1 RAM to require After exchange with the co	Flag CY - gister transpanging the ntents of r	(Y) = 15 Ifer le contents of M(DP) legister A, an exclusive
Instruction code	D9 D0 1 0 1 1 1 1 j j j $_2$ 2 F $_{16}$ (A) \longleftrightarrow (M(DP)) (X) \leftarrow (X)EXOR(j) $_j = 0 \text{ to } 15$	Number of words 1 Grouping:	Number of cycles 1 RAM to require After exching with the coordinates of the cycle	Flag CY - gister transpanging the ntents of rion is perfihe value j	(Y) = 15 Ifer the contents of M(DP) the egister A, an exclusive ormed between registing the immediate field.
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	RAM to reg : After exch with the co OR operat ter X and t and stores	Flag CY - gister trans nanging the ntents of r ion is perf he value j the result	(Y) = 15 Ifer le contents of M(DP) legister A, an exclusive ormed between regisin the immediate field, in register X.
Instruction code	D9 D0 1 0 1 1 1 1 j j j $_2$ 2 F $_{16}$ (A) \longleftrightarrow (M(DP)) (X) \leftarrow (X)EXOR(j) $_j = 0 \text{ to } 15$	Number of words 1 Grouping:	RAM to require and stores Number of cycles 1 RAM to require and the country and the cycles OR operate ter X and the and stores Subtracts	Flag CY - gister transpanging the ntents of rion is perfihe value jithe result 1 from the	(Y) = 15 Ifer le contents of M(DP) legister A, an exclusive ormed between regis- in the immediate field in register X. contents of register Y.
Instruction code	D9 D0 1 0 1 1 1 1 j j j $_2$ 2 F $_{16}$ (A) \longleftrightarrow (M(DP)) (X) \leftarrow (X)EXOR(j) $_j = 0 \text{ to } 15$	Number of words 1 Grouping:	RAM to reg : After exch with the co OR operat ter X and t and stores Subtracts As a resul tents of reg	gister trans anging the ntents of rion is perfihe value jethe result the result of from the tof subtragister Y is	(Y) = 15 Interpolation (Y) =
Instruction code	D9 D0 1 0 1 1 1 1 j j j $_2$ 2 F $_{16}$ (A) \longleftrightarrow (M(DP)) (X) \leftarrow (X)EXOR(j) $_j = 0 \text{ to } 15$	Number of words 1 Grouping:	RAM to rectangle and stores Ram to rectangle and stores Subtracts As a result tents of rectangle and skipped.	pister trans langing the ntents of rion is perfete value jethe result t from the t of subtragister Y is When the	(Y) = 15 Interpolation (P) the contents of M(DP) the contents of M(DP) the contents of register Y. Interpolation (P) the contents of register Y.
Instruction code Operation:	D9 D0 1 0 1 1 1 1 j j j $_2$ 2 F $_{16}$ (A) \longleftrightarrow (M(DP)) (X) \leftarrow (X)EXOR(j) $_j = 0 \text{ to } 15$	Number of words 1 Grouping: Description	RAM to require After exchange with the concord of the concord and stores Subtracts As a resultents of require skipped, is not 15. t	pister trans langing the ntents of rion is perfective value jethe value jethe tof subtrations the tof subtrations when the next ins	(Y) = 15 Interpolation (Y) =
Instruction code Operation:	D9 D0 1 0 1 1 1 1 1 j j j j 2 2 F j $_{16}$ (A) \longleftrightarrow (M(DP)) (X) \leftarrow (X)EXOR(j) j = 0 to 15 (Y) \leftarrow (Y) - 1	Number of words 1 Grouping: Description	RAM to require a second state of the second st	pister trans langing the ntents of rion is perfective value jethe value jethe tof subtrations the tof subtrations when the next ins	(Y) = 15 Intervel of the contents of M(DP) egister A, an exclusive ormed between registing the immediate field, in register X. contents of register Y. action, when the contents, the next instruction contents of register Y.
Instruction code Operation:	D9 D0 1 0 1 1 1 1 1 j j j j 2 k	Number of words 1 Grouping: Description ent register Number of words	RAM to require to require the result of require result of require result of require results of results	Flag CY - gister transpanging the ntents of rion is perfihe value juther result 1 from the tof subtragister Y is When the he next ins	(Y) = 15 Ifer the contents of M(DP) to egister A, an exclusive ormed between registing the immediate field, in register X. contents of register Y. action, when the contents, the next instruction contents of register Y truction is executed.
Instruction code Operation: XAMI j (eXInstruction	D9 D0 1 0 1 1 1 1 1 j j j j 2 k	Number of words 1 Grouping: Description ent register Number of words	RAM to require a second state of the second st	Flag CY - gister transpanging the ntents of rion is perfihe value juther result 1 from the tof subtragister Y is When the he next ins	(Y) = 15 Ifer the contents of M(DP) to egister A, an exclusive ormed between registing the immediate field, in register X. contents of register Y. action, when the contents, the next instruction contents of register Y truction is executed.
Name in the code of the code o	D9 D0 1 0 1 1 1 1 1 j j j j $_{2}$ 2 F j $_{16}$ (A) \longleftrightarrow (M(DP)) (X) \leftarrow (X)EXOR(j) j = 0 to 15 (Y) \leftarrow (Y) - 1 Change Accumulator and Memory data and Incrementary D9 D0 1 0 1 1 1 0 j j j j 2 2 E j $_{16}$	Number of words 1 Grouping: Description ent register Number of words 1 Grouping:	RAM to require the registration of the registr	pister transpanging the ntents of rion is perfihe value juster Y is When the next instance of	(Y) = 15 Intervention of M(DP) Intervention
Name in the code of the code o	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping: Description ent register Number of words 1	RAM to require ter X and to require ter X and to and stores Subtracts As a resultents of require skipped. It is not 15. the ter X and skipped. It is not 15. the ter X and skipped. It is not 15. the ter X and skipped. It is not 15. the ter X and skipped. It is After exchange the terms of the	pister translanging the ntents of rion is perfihe value jethe result 1 from the tof subtrajister Y is When the next ins Hag CY	(Y) = 15 Intervention of M(DP) Intervention
Instruction code Operation: XAMI j (eXInstruction	D9 D0 A \leftarrow \rightarrow \leftarrow \rightarrow \leftarrow \rightarrow \leftarrow \rightarrow \leftarrow \rightarrow \leftarrow \rightarrow	Number of words 1 Grouping: Description ent register Number of words 1 Grouping:	RAM to require terms of reycles 1 RAM to require After excholer with the concept of the concep	pister transpanging the result of subtractions when the next institute of the result of subtractions when the next institute of the	(Y) = 15 Intervention of M(DP) Intervention
Instruction code Operation: XAMI j (eXInstruction code	D9 D0 A \leftarrow \rightarrow	Number of words 1 Grouping: Description ent register Number of words 1 Grouping:	RAM to require ter X and to require solutions of the control of th	Flag CY pister transmanging the ntents of rion is perfihe value jethe result from the tof subtrations when the next institute of rion is perfihe value jethe value jethe value jethe value jethe results from the tents of rion is perfihe value jethe value valu	(Y) = 15 Infer In
Instruction code Operation: XAMI j (eXInstruction code	D9 D0 A \leftarrow \rightarrow \leftarrow \rightarrow \leftarrow \rightarrow \leftarrow \rightarrow \leftarrow \rightarrow \leftarrow \rightarrow	Number of words 1 Grouping: Description ent register Number of words 1 Grouping:	RAM to require ter X and stores Subtracts As a resultents of require skipped, is not 15. t Y and skip Number of cycles 1 RAM to require ter X and to require skipped, is not 15. t Y and skip Number of cycles 1 RAM to require ter X and to require ter X and to require ter X and to and stores	Flag CY pister transmanging the ntents of rion is perfihe value jet to f subtrasive when the henext institute of rion is perfihe value jet the result to f subtrasive henext institute of rion is perfihe value jet the result	(Y) = 15 Infer In
Instruction code Operation: XAMI j (eXInstruction code	D9 D0 A \leftarrow \rightarrow	Number of words 1 Grouping: Description ent register Number of words 1 Grouping:	RAM to require X and stores Subtracts As a resultents of require X and skipped, is not 15. to Y and skip Number of cycles 1 RAM to require X and to require X and to require X and to read to x and to resulte X and X an	Flag CY - pister trans langing the ntents of r ion is perf he value j the result from the t of subtra When the he next ins Flag CY - gister trans langing th ntents of r ion is perf he value j the result he content	(Y) = 15 Ifer The contents of M(DP) The egister A, an exclusive ormed between regis in the immediate field in register X. The contents of register Y. The action, when the contents of register Y. The action is executed. Skip condition (Y) = 0 Ifer The econtents of M(DP) The egister A, an exclusive ormed between regis in the immediate field in register X. The contents of register Y. As a resister A and register A.
Instruction code Operation: XAMI j (eXInstruction code	D9 D0 A \leftarrow \rightarrow	Number of words 1 Grouping: Description ent register Number of words 1 Grouping:	RAM to register Number of cycles 1 RAM to register After exchibit with the coordinate of the coordinate of the coordinate of the cycles RAM to register After exchibit with the coordinate of the cycles RAM to register After exchibit the coordinate of the cycles of	Flag CY pister transpanging the ntents of rion is perfihe value jethe result to from the tof subtragister Y is When the next instancing the result to from the value jethe result the content didition, words is 0, the subtract of the value jethe result the content didition, words is 0, the subtract of the value jethe result the content didition, words is 0, the subtract of the value jethe result the content didition, words is 0, the subtract of the value jethe result the content didition, words is 0, the subtract of the value jethe result the content didition, words is 0, the subtract of the value jether the val	(Y) = 15 Infer In

MACHINE INSTRUCTIONS (INDEX BY TYPES)

MACH	INE INS				143						11"	_3)					T
Parameter						In	stru	ction	cod	e					umber of words	umber of cycles	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D ₀		ade otati	cimal on	Number words	Number of cycles	T dilonon
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	E	1	1	$(A) \leftarrow (B)$
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	(A) ← (Y)
ڀ	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
transfe	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
er to 1	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2−DR0) ← (A2−A0)
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$ (A2-A0) \leftarrow (DR2-DR0) $ $ (A3) \leftarrow 0 $
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	(A2–A0) ← (SP2–SP0) (A3) ← 0
	LXY x, y	1	1	х3	X2	X1	X 0	уз	у2	y1	у0	3	Х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
resses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
<u>~</u>	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $
RAM to reç	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	j = 0 to 15 $(Y) \leftarrow (Y) + 1$ $(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$

Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of register B to register A.
_	_	Transfers the contents of register A to register B.
_	_	Transfers the contents of register Y to register A.
_	_	Transfers the contents of register A to register Y.
-	_	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
_	_	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
_	_	Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D.
-	_	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
_	_	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
-	_	Transfers the contents of register X to register A.
-	_	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
_	_	Loads the value z in the immediate field to register Z.
(Y) = 0	_	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	_	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
_	_	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
_	_	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



	INE INS				140	' (''	10		וט	•	111	. 3)	''		tiiiu	eu)	
Parameter						In	stru	ction	cod	e					er of ds	er of es	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otat	cimal ion	Number of words	Number of cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1		$(A) \leftarrow n$ n = 0 to 15
	ТАВР р	0	0	1	0	p 5	p4	рз	p2	p1	p0	0	8	p	1		$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(DR2) \leftarrow 0$ $(DR1, DR0) \leftarrow (ROM(PC))9, 8$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) - 1$
uo	AM	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
c operati	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1		$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1		(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	$(Mj(DP)) \leftarrow 1$ j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1		(Mj(DP)) ← 0 j = 0 to 3
Bit o	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	0	1	0	0 n	1 n	0 n	1 n		2	5 n	2		(A) = n? n = 0 to 15
	0 to 15 for M3/																

Note: p is 0 to 15 for M34518M2,

p is 0 to 31 for M34518M4,

p is 0 to 47 for M34518M6,

p is 0 to 63 for M34518M8/E8.

Skip condition	· flag CY	Datailed description
	Carry flag	
Continuous description	_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	_	Transfers bits 9 and 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY re-
_	0/1	mains unchanged. Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	_	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
_	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
_	_	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



MACHINE INSTRUCTIONS (continued)

\							ctru		n cod	<u>,</u>					<u>_</u>	Jo	
Parameter						- 11	istiu	Ctioi	1 000	-					per of	er o	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hex n	cad ota	ecimal ation	Number o	Number o	Tulicaon
	Ва	0	1	1	a 6	a 5	a 4	аз	a2	a1	a 0	1		a a	1	1	(PCL) ← a6–a0
ation	BL p, a	0	0	1	1	1	p4	рз	p2	р1	po	0		p p	2	2	(PCH) ← p (Note) (PCL) ← a6–a0
Branch operation		1	0	p 5	a 6	a 5	a 4	аз	a2	a1	a 0	2		a a			
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	0	p5	p4	0	0	рз	p2	p 1	po	2	р	р			(1.02) (1.01.2.2.10,710.70)
	ВМ а	0	1	0	a 6	a 5	a4	a 3	a 2	a1	a 0	1	а	а	1	1	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6–a0
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	р1	po	0		; р	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine		1	0	p5	a 6	a 5	a 4	a 3	a2	a 1	a 0	2		a a			(PCL) ← a6–a0
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	0	p5	p4	0	0	рз	p2	p1	po	2	р	p			$(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0,A3-A0)$
ç	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) – 1
Retur	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) – 1
															<u> </u>		

Note: p is 0 to 15 for M34518M2,

p is 0 to 31 for M34518M4,

p is 0 to 47 for M34518M6,

p is 0 to 63 for M34518M8/E8.

Skip condition	Carry flag CY	Datailed description
_	-	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
-	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
_	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



MACIII	INE INS				143	(11	10		וט	-	1 -		''	-	tiiiu	T T	T
Parameter						In	stru	ction	cod	e					umber of words	ber of	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	1	ade otat	cimal ion	Number words	Number c	, and on
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	I12 = 1 : (INT0) = "H" ?
ion																	l12 = 0 : (INT0) = "L" ?
Interrupt operation	SNZI1	0	0	0	0	1	1	1	0	1	1	0	3	В	1	1	I22 = 1 : (INT1) = "H" ?
Interru																	l22 = 0 : (INT1) = "L" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	(A) ← (I2)
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	(I2) ← (A)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	Α	Α	1	1	(PA0) ← (A0)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Ε	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
ç	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
Timer operation	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	(A) ← (W3)
ır ope	TW3A	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	(W3) ← (A)
Time	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	E	1	1	(A) ← (W4)
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)
	l											I			l		

Skip condition	Carry flag CY	Datailed description
-	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	-	When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	_	When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	_	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control register I1)
(INT0) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	_	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control register I2)
(INT1) = "L" However, I22 = 0	_	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
_	_	Transfers the contents of interrupt control register V1 to register A.
_	_	Transfers the contents of register A to interrupt control register V1.
_	_	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
_	_	Transfers the contents of interrupt control register I1 to register A.
_	_	Transfers the contents of register A to interrupt control register I1.
_	_	Transfers the contents of interrupt control register I2 to register A.
_	_	Transfers the contents of register A to interrupt control register I2.
_	-	Transfers the contents of register A to timer control register PA.
_	_	Transfers the contents of timer control register W1 to register A.
_	_	Transfers the contents of register A to timer control register W1.
_	_	Transfers the contents of timer control register W2 to register A.
_	_	Transfers the contents of register A to timer control register W2.
_	_	Transfers the contents of timer control register W3 to register A.
_	_	Transfers the contents of register A to timer control register W3.
_	_	Transfers the contents of timer control register W4 to register A.
_	_	Transfers the contents of register A to timer control register W4.
	_	

Parameter						In	stru	ction	cod	e					ir of	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexa	adeo		Number of words	Number of cycles	Function
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	(W6) ← (A)
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$ \begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array} $
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$ \begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array} $
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Timer operation	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
-	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	$(R37-R34) \leftarrow (B)$ $(T37-T34) \leftarrow (B)$ $(R33-R30) \leftarrow (A)$ $(T33-T30) \leftarrow (A)$
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	(B) ← (T47–T44) (A) ← (T43–T40)
	T4AB	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ $(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$
	Т4НАВ	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7−R4H4) ← (B) (R4H3−R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17-R14) ← (B) (R13-R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37-R34) ← (B) (R33-R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47–T40) ← (R4L7–R4L0)

Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of timer control register W5 to register A.
_	-	Transfers the contents of register A to timer control register W5.
-	-	Transfers the contents of timer control register W6 to register A.
_	-	Transfers the contents of register A to timer control register W6.
_	_	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
-	_	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	_	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
-	_	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
_	-	Transfers the contents of timer 4 reload register R4L to timer 4.
-	_	



Parameter						In	stru	ction	cod	e					of .	o . o	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀			cimal	Number of words	Number cycles	Function
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 0: NOP
eration	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 0: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0 $V20 = 0$: NOP
=	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	V21 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0 V21 = 0: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1		2		1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A2–A0) ← (P22–P20) (A3) ← 0
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P22−P20) ← (A2−A0)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A1, A0) ← (P31, P30)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P31, P30) ← (A1, A0)
	IAP6	1	0	0	1	1	0	0	1	1	0	2	6	6	1	1	(A) ← (P6)
	OP6A	1	0	0	0	1	0	0	1	1	0	2	2	6	1	1	(P6) ← (A)
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
eration	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$ \begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 7 \end{array} $
Input/Output operation	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7
ut/Or	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0 ?
dul		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	(Y) = 0 to 7
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Е	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	E	1	1	(PU1) ← (A)

Skip condition	Carry flag CY	Datailed description
V12 = 0: (T1F) = 1	-	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	_	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	_	Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 is "0" and the contents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V21 = 0: (T4F) =1	-	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the contents of T4F flag is "1." After skipping, clears (0) to T4F flag.
-	-	Transfers the input of port P0 to register A.
-	_	Outputs the contents of register A to port P0.
-	_	Transfers the input of port P1 to register A.
-	_	Outputs the contents of register A to port P1.
-	_	Transfers the input of port P2 to register A.
-	_	Outputs the contents of register A to port P2.
-	_	Transfers the input of port P3 to register A.
-	_	Outputs the contents of register A to port P3.
-	-	Transfers the input of port P6 to register A.
-	-	Outputs the contents of register A to port P6.
-	-	Sets (1) to all port D.
-	-	Clears (0) to a bit of port D specified by register Y.
-	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
-	_	Transfers the contents of pull-up control register PU0 to register A.
-	_	Transfers the contents of register A to pull-up control register PU0.
-	-	Transfers the contents of pull-up control register PU1 to register A.
-	-	Transfers the contents of register A to pull-up control register PU1.



MACH	INE INS	ואנ		110	IN S	(11	שטו		ום	1	176	:3)	(0	on	tinu	ea)	
Parameter						In	stru	ction	cod	е					oer of ds	er of les	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otati	cimal on	Number of words	Number of cycles	T diletion
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	$(A) \leftarrow (K0)$
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
ے	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
ratio	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
t ope	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
Input/Output operation	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	$(K2) \leftarrow (A)$
put/C	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
_ =	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	(FR1) ← (A)
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	Α	1	1	(FR2) ← (A)
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$
ion	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$
Serial I/O operation	SST	1	0	1	0	0	1	1	1	1	0	2	9	Е	1	1	(SIOF) ← 0 Serial I/O starting
Serial I/6	SNZSI	1	0	1	0	0	0	1	0	0	0	2	8	8	1	1	V23=0: (SIOF)=1? After skipping, (SIOF) ← 0 V23 = 1: NOP
	TAJ1	1	0	0	1	0	0	0	0	1	0	2	4	2	1	1	$(A) \leftarrow (J1)$
	TJ1A	1	0	0	0	0	0	0	0	1	0	2	0	2	1	1	(J1) ← (A)
	СМСК	1	0	1	0	0	1	1	0	1	0	2	9	Α	1	1	Ceramic resonator selected
tion	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
perat	СҮСК	1	0	1	0	0	1	1	1	0	1	2	9	D	1	1	Quartz-crystal oscillator selected
Clock operation	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	$(RG_0) \leftarrow (A_0)$
ŏ	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$

Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of key-on wakeup control register K0 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K0.
_	_	Transfers the contents of key-on wakeup control register K1 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K1.
_	_	Transfers the contents of key-on wakeup control register K2 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K2.
_	_	Transferts the contents of register A to port output format control register FR0.
_	_	Transferts the contents of register A to port output format control register FR1.
_	_	Transferts the contents of register A to port output format control register FR2.
-	-	Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of serial I/O register SI to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the contents of register A to the low-order 4 bits of serial I/O register SI.
-	_	Clears (0) to SIOF flag and starts serial I/O.
V23 = 0: (SIOF) = 1	_	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag.
_	_	Transfers the contents of serial I/O control register J1 to register A.
_	_	Transfers the contents of register A to serial I/O control register J1.
_	_	Selects the ceramic resonator for main clock f(XIN).
-	_	Selects the RC oscillation circuit for main clock f(XIN).
_	_	Selects the quartz-crystal oscillation circuit for main clock f(XIN).
_	_	Transfers the contents of clock control regiser RG to register A.
_	_	Transfers the contents of clock control regiser MR to register A.
_	_	Transfers the contents of register A to clock control register MR.
	<u> </u>	



<u> </u>	INE INS				-10							-0)					
Parameter						Ir	nstru	ction	cod	e					er of	er of es	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀			ecimal tion	Number of words	Number o	Punction
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	Q13 = 0: (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) Q13 = 1: (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$(A3, A2) \leftarrow (AD1, AD0) (A1, A0) \leftarrow 0$
ation	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	
sion oper	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	(ADF) ← 0 A/D conversion starting
A/D conversion operation	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V21 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0 V22 = 1: NOP
∢	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	(A) ← (Q1)
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	(Q1) ← (A)
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	(A) ← (Q2)
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	(Q2) ← (A)
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	(A) ← (Q3)
	TQ3A	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	(Q3) ← (A)
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
eration	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) ← 0
Other operation	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
0	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset occurrence

Skip condition	Carry flag CY	Datailed description
_	_	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A/D control register Q1)
-	_	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	_	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
_	_	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	_	When $V22 = 0$: Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
-	_	Transfers the contents of A/D control register Q1 to register A.
_	_	Transfers the contents of register A to A/D control register Q1.
_	_	Transfers the contents of A/D control register Q2 to register A.
_	_	Transfers the contents of register A to A/D control register Q2.
_	_	Transfers the contents of A/D control register Q3 to register A.
_	_	Transfers the contents of register A to A/D control register Q3.
_	_	No operation; Adds 1 to program counter value, and others remain unchanged.
-	_	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
_	_	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1	_	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	_	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
_	_	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
-	_	System reset occurs.



INSTRUCTION CODE TABLE

11101	1100	11011	COL	JE 1 <i>F</i>	DLL														
	D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	011000 011111
D3-D0	Hex.	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	_	TASP	A 0	LA 0	TABP 0	TABP 16***	TABP 32**	TABP 48*	BML***	BML	BL***	BL	вм	В
0001	1	SRST	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17***	TABP 33**	TABP 49*	BML***	BML	BL***	BL	вм	В
0010	2	POF	-	SZB 2	_	_	TAX	A 2	LA 2	TABP 2	TABP 18***	TABP 34**	TABP 50*	BML***	BML	BL***	BL	ВМ	В
0011	3	SNZP	INY	SZB 3	_	_	TAZ	A 3	LA 3	TABP 3	TABP 19***	TABP 35**	TABP 51*	BML***	BML	BL***	BL	вм	В
0100	4	DI	RD	SZD	_	RT	TAV1	A 4	LA 4	TABP 4	TABP 20***	TABP 36**	TABP 52*	BML***	BML	BL***	BL	ВМ	В
0101	5	EI	SD	SEAn	ı	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21***	TABP 37**	TABP 53*	BML***	BML	BL***	BL	ВМ	В
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22***	TABP 38**	TABP 54*	BML***	BML	BL***	BL	вм	В
0111	7	sc	DEY	_	1	_	-	A 7	LA 7	TABP 7	TABP 23***	TABP 39**	TABP 55*	BML***	BML	BL***	BL	ВМ	В
1000	8	_	AND	_	SNZ0	LZ 0	-	A 8	LA 8	TABP 8	TABP 24***	TABP 40**	TABP 56*	BML***	BML	BL***	BL	ВМ	В
1001	9	1	OR	TDA	SNZ1	LZ 1	_	A 9	LA 9	TABP 9	TABP 25***	TABP 41**	TABP 57*	BML***	BML	BL***	BL	ВМ	В
1010	Α	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26***	TABP 42**	TABP 58*	BML***	BML	BL***	BL	ВМ	В
1011	В	AMC	_	_	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27***	TABP 43**	TABP 59*	BML***	BML	BL***	BL	ВМ	В
1100	С	TYA	СМА	_	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28***	TABP 44**	TABP 60*	BML***	BML	BL***	BL	вм	В
1101	D	_	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29***	TABP 45**	TABP 61*	BML***	BML	BL***	BL	ВМ	В
1110	Е	ТВА	TAB	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30***	TABP 46**	TABP 62*	BML***	BML	BL***	BL	вм	В
1111	F	_	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31***	TABP 47**	TABP 63*	BML***	BML	BL***	BL	вм	В

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1р	paaa	aaaa
BML	1p	paaa	aaaa
BLA	1p	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

- *, **, *** cannot be used in the M34518M2.
- *, ** cannot be used in the M34518M4.
- * cannot be used in the M34518M6.

INSTRUCTION CODE TABLE (continued)

1121	RUC	HON	COL	<i>JE 17</i>	ARLE	(con	tinue	ea)									_	
]/	D9-D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	TW3A	OP0A	T1AB	-	TAW6	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	-	TW4A	OP1A	T2AB	_	_	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	TJ1A	TW5A	OP2A	ТЗАВ	TAJ1	TAMR	IAP2	ТАВ3	SNZT3	-	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	ОРЗА	T4AB	_	TAI1	IAP3	TAB4	SNZT4	-	-	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	_	_	TAQ1	TAI2	-	_	_	_	-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	TQ2A	TK2A	_	TPSAB	TAQ2	_	_	TABPS	_	_	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	TQ3A	TMRA	OP6A	_	TAQ3	TAK0	IAP6	_	_	_	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	T4HAB	_	TAPU0	_	_	SNZAD	T4R4L	-	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	TI2A	TFR0A	TSIAB	_	_	_	TABSI	SNZSI	_	-	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	_	TFR1A	TADAB	TALA	TAK1	-	TABAD	_	_	-	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	_	_	TFR2A	_	_	TAK2	-	_	_	смск	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	_	TK0A	_	TR3AB	TAW1	-	-	_	_	CRCK	-	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	_	_	_	_	TAW2	_	-	_	_	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	_	_	TPU0A	_	TAW3	_	-	_	_	СҮСК	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	_	TPU1A		TAW4	TAPU1	_	_	_	SST	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	_	_	TR1AB	TAW5	_	_	_	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the loworder 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "--."

The codes for the second word of a two-word instruction are described below.

	The second word					
BL	1p	paaa	aaaa			
BML	1p	paaa	aaaa			
BLA	1p	pp00	pppp			
BMLA	1p	pp00	pppp			
SEA	00	0111	nnnn			
SZD	00	0010	1011			



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Parameter Conditions		Ratings	Unit
VDD	Supply voltage			-0.3 to 6.5	V
Vı	Input voltage				V
	P0, P1, P2, P3, P6, D0-D7, RESET, XIN, VDCE				
Vı	Input voltage SCK, SIN, CNTR0, CNTR1, INT0, INT1			-0.3 to VDD+0.3	V
Vı	Input voltage AIN0-AIN3		-0.3 to VDD+0.3	V	
Vo	Output voltage	Output transisto	Output transistors in cut-off state		V
	P0, P1, P2, P3, P6, D0–D7, RESET				
Vo	Output voltage Scк, Sout, CNTR0, CNTR1	Output transisto	Output transistors in cut-off state		V
Vo	Output voltage Xout				V
Pd	Power dissipation	Ta = 25 °C	32P6U-A	300	mW
			32P4B	1100	
Topr	Operating temperature range			-20 to 85	°C
Tstg	Storage temperature range			-40 to 125	°C



RECOMMENDED OPERATING CONDITIONS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condition	Limits				
Symbol	Faiametei	Conditio		Min.	Тур.	Max.	Uni
Vdd	Supply voltage	Mask ROM version	f(STCK) ≤ 6 MHz	4.0		5.5	V
	(when ceramic resonator/		f(STCK) ≤ 4.4 MHz	2.7		5.5	
	on-chip oscillator is used)		f(STCK) ≤ 2.2 MHz	2.0		5.5	
			f(STCK) ≤ 1.1 MHz	1.8		5.5	
		One Time PROM version		4.0		5.5	
			f(STCK) ≤ 4.4 MHz	2.7		5.5	
			f(STCK) ≤ 2.2 MHz	2.5		5.5	
VDD	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
	(when RC oscillation is used)						
Vdd	Supply voltage	Mask ROM version	f(XIN) ≤ 50 kHz	2.0		5.5	V
	(when quartz-crystal oscillator is used)	One Time PROM version	· ' '	2.5		5.5	
VRAM	RAM back-up voltage	Mask ROM version	at RAM back-up mode	1.6			V
		One Time PROM version	at RAM back-up mode	2.0			
Vss	Supply voltage				0		V
VIH	"H" level input voltage	P0, P1, P2, P3, P6, D0-D	7, VDCE, XIN	0.8VDD		VDD	V
VIH	"H" level input voltage	RESET		0.85VDD		VDD	V
VIH	"H" level input voltage	SCK, SIN, CNTR0, CNTR1	, INT0, INT1	0.85VDD		VDD	V
VIL	"L" level input voltage	P0, P1, P2, P3, P6, D0-D	7, VDCE, XIN	0		0.2VDD	V
VIL	"L" level input voltage	RESET		0		0.3VDD	V
VIL	"L" level input voltage	SCK, SIN, CNTR0, CNTR1	, INT0, INT1	0		0.15VDD	V
Iон(peak)	"H" level peak output current	P0, P1, D0-D7	VDD = 5 V			-20	mA
		CNTR0, CNTR1	VDD = 3 V			-10	1
Iон(avg)	"H" level average output current	P0, P1, D0-D7	VDD = 5 V			-10	mA
, ,,	(Note)	CNTR0, CNTR1	VDD = 3 V			-5	1
IoL(peak)	"L" level peak output current	P0, P1, P2, P6	VDD = 5 V			24	mA
		SCK, SOUT	VDD = 3 V			12	1
IoL(peak)	"L" level peak output current	P3, RESET	VDD = 5 V			10	mA
" /	·		VDD = 3 V			4	1
loL(peak)	"L" level peak output current	D0-D5	VDD = 5 V			24	mA
" /			VDD = 3 V			12	1
IoL(peak)	"L" level peak output current	D6, D7	VDD = 5 V			40	mA
" /		CNTR0, CNTR1	VDD = 3 V			30	
IoL(avg)	"L" level average output current	P0, P1, P2, P6	VDD = 5 V			12	mA
(0/	(Note)	SCK, SOUT	VDD = 3 V			6	1
IoL(avg)	"L" level average output current	P3, RESET	VDD = 5 V			5	mA
3 (3 3)	(Note)		VDD = 3 V			2	1
IoL(avg)	"L" level average output current	D0-D5	VDD = 5 V			15	mA
(5.1.9)	(Note)		VDD = 3 V			7	1
IoL(avg)	"L" level average output current	D6, D7	VDD = 5 V			30	mA
(~ '9)	(Note)	CNTR0, CNTR1	VDD = 3 V			15	┪`
Σloн(avg)	"H" level total average current	D0-D7, CNTR0, CNTR1	1:=5 0.			-60	mA
Zion(avg)	The love total average current	P0, P1				-60	† ····````
ΣΙΟΙ (ava)	"L" level total average current	P2, D0-D7, RESET, CNTR	0 CNTR1			80	mA
ΣIOL(avg) "L" level total average current		P0, P1, P3, P6			80	٠٠٠٠` ا	

Note: The average output current is the average value during 100 ms.




RECOMMENDED OPERATING CONDITIONS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Conditions			Limits		Unit
Cymbol	1 drameter				Min.	Тур.	Max.	
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			6.0	MHz
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.0 to 5.5 V			2.2	
				VDD = 1.8 to 5.5 V			1.1	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.0 to 5.5 V			4.4	
				VDD = 1.8 to 5.5 V			2.2	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			6.0	
				VDD = 1.8 to 5.5 V			4.4	
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			6.0	
		version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.5 to 5.5 V			2.2	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.5 to 5.5 V			4.4	
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6.0	
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 V					4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected,	version		VDD = 2.7 to 5.5 V			3.2	
	external clock input)			VDD = 2.0 to 5.5 V			1.6	
				VDD = 1.8 to 5.5 V			0.8	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.0 to 5.5 V			3.2	
				VDD = 1.8 to 5.5 V			1.6	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			4.8	
				VDD = 1.8 to 5.5 V			3.2	
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			4.8	
		version		VDD = 2.7 to 5.5 V			3.2	
				VDD = 2.5 to 5.5 V			1.6	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.5 to 5.5 V			3.2	1
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8	1

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.





RECOMMENDED OPERATING CONDITIONS 3

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condition	Conditions				Unit
Cymbol	rarameter	Condition		Min.	Тур.	Max.	Offic
f(XIN)	Oscillation frequency	Mask ROM version	VDD = 2.0 to 5.5 V			50	kHz
	(with a quartz-crystal oscillator)	One Time PROM version	VDD = 2.5 to 5.5 V			50	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1	•			f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR0, CNTR1	CNTR0, CNTR1				s
	("H" and "L" pulse width)						
f(Sck)	Serial I/O external input frequency	Sck				f(STCK)/6	Hz
tw(Sck)	Serial I/O external input frequency	Sck		3/f(STCK)			s
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	Mask ROM version $VDD = 0 \rightarrow 1.8 \text{ V}$				100	μs
	valid supply voltage rising time	One Time PROM version	$VDD = 0 \rightarrow 2.5 V$			100	

ELECTRICAL CHARACTERISTICS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test co	Test conditions			Limits		
Cymbol	T didiffeter	1031 00	Jilaitions .	Min.	Тур.	Max.	Unit	
Vон	"H" level output voltage	VDD = 5 V	IOH = −10 mA	3			V	
	P0, P1, D0-D7, CNTR0, CNTR1		Iон = −3 mA	4.1				
		VDD = 3 V	Iон = -5 mA	2.1				
			Iон = −1 mA	2.4				
Vol	"L" level output voltage	VDD = 5 V	IOL = 12 mA			2	V	
	P0, P1, P2, P6		IOL = 4 mA			0.9		
	SCK, SOUT	VDD = 3 V	IOL = 6 mA			0.9		
			IOL = 2 mA			0.6		
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V	
	P3, RESET		IOL = 1 mA			0.9		
		VDD = 3 V	IOL = 2 mA			0.9	1	
VoL	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V	
	D0-D5		IOL = 5 mA			0.9		
		VDD = 3 V	IOL = 9 mA			1.4		
			IOL = 3 mA			0.9	1	
VOL	"L" level output voltage	VDD = 5 V	IOL = 30 mA			2	V	
	D6, D7, CNTR0, CNTR1		IOL = 10 mA			0.9		
		VDD = 3 V	IOL = 15 mA			2		
			IOL = 5 mA			0.9		
lін	"H" level input current	VI = VDD				2	μΑ	
	P0, P1, P2, P3, P6,	Port P6 selected						
	D0-D7, VDCE, RESET,							
	SCK, SIN, CNTR0, CNTR1,							
	INT0, INT1							
lıL	"L" level input current	VI = 0 V				-2	μΑ	
	P0, P1, P2, P3, P6,	P0, P1 No pull-up						
	D0-D7, VDCE,	Port P6 selected						
	SCK, SIN, CNTR0, CNTR1,							
	INTO, INT1							
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5 V	30	60	125	kΩ	
	P0, P1, RESET		VDD = 3 V	50	120	250		
VT+ – VT–	Hysteresis	VDD = 5 V			0.2		V	
	SCK, SIN, CNTR0, CNTR1, INT0, INT1	VDD = 3 V			0.2			
VT+ – VT–	Hysteresis RESET	VDD = 5 V			1		V	
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	VDD = 3 V		0.4				
f(RING)	On-chip oscillator clock frequency	VDD = 5 V		200	500	700	kHz	
	The secondary clock negatives	VDD = 3 V		100	250	400	1	
		Mask ROM version	VDD = 1.8 V	30	120	200	1	
Δf(XIN)	Frequency error	VDD = 5 V ± 10 %, Ta =		55	1	±17	%	
(* ····•)	(with RC oscillation,	122 0 1 2 10 70, 14 -	-				"	
	error of external R, C not included)	VDD = 3 V ± 10 %, Ta =	: 25 °C			±17	%	
	(Note)	123 = 3 1 2 13 70, 14 =				- ''	/3	

Note: When RC oscillation is used, use the external 30 or 33 pF capacitor (C).



ELECTRICAL CHARACTERISTICS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)


Symbol		Parameter	Tool	t conditions	Limits			Unit
Symbol		raiaillelei	ies	Min.	Тур.	Max.	Onli	
DD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator,	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.6	3.2	
		on-chip oscillator stop)		f(STCK) = f(XIN)/2		2.0	4.0	1
				f(STCK) = f(XIN)		2.8	5.6	1
			VDD = 5 V	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
				f(STCK) = f(XIN)/2		1.5	3.0	
				f(STCK) = f(XIN)		2.0	4.0	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.5	1.0	
				f(STCK) = f(XIN)/2		0.6	1.2	
				f(STCK) = f(XIN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μΑ
		(with a quartz-crystal	f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		60	120	1
		oscillator,		f(STCK) = f(XIN)/2		65	130	1
		on-chip oscillator stop)		f(STCK) = f(XIN)		70	140	1
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μΑ
			f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		13	26	
				f(STCK) = f(XIN)/2		14	28	1
				f(STCK) = f(XIN)		15	30	
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μΑ
		(with an on-chip oscillator,		f(STCK) = f(RING)/4		70	140	
		f(XIN) stop)		f(STCK) = f(RING)/2		100	200	
				f(STCK) = f(RING)		150	300	
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μΑ
				f(STCK) = f(RING)/4		15	30	
				f(STCK) = f(RING)/2		20	40	
				f(STCK) = f(RING)		35	70	
		at RAM back-up mode	Ta = 25 °C			0.1	3	μΑ
		(POF instruction execution)	VDD = 5 V				10	
			VDD = 3 V				6	

A/D CONVERTER RECOMMENDED OPERATING CONDITIONS


(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditi	one		Unit		
Symbol	raiailletei	Conditi	UIIS	Min.	Тур.	Max.	Oille
VDD	Supply voltage	Mask ROM version		2.0		5.5	V
		One Time PROM version		3.0		5.5	1
VIA	Analog input voltage			0		VDD	V
f(ADCK)	A/D conversion clock	Mask ROM version	VDD = 4.0 to 5.5 V	0.8		334	kHz
	frequency		VDD = 2.7 to 5.5 V	0.8		245	1 I
	(Note)		VDD = 2.2 to 5.5 V	0.8		3.9	1
			VDD = 2.0 to 5.5 V	0.8		1.8	1
		One Time PROM version	VDD = 4.0 to 5.5 V	0.8		334	1
			VDD = 3.0 to 5.5 V	0.8		123	

Note: Definition of A/D conversion clock (ADCK)



<Operating condition map of A/D conversion clock (ADCK) >



A/D CONVERTER CHARACTERISTICS

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test con	ditions		Limits		_ Unit	
Syllibol	raiailletei	Test con	uitions	Min.	Тур.	Max.	0	
_	Resolution					10	bits	
_	Linearity error	$2.7(3.0)$ V \leq VDD \leq 5.5 V ((): 0	One Time PROM version)			±2	LSE	
		Mask ROM version	$2.2 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			±4	1	
_	Differential non-linearity error	2.2 (3.0) V ≤ VDD ≤ 5.5 V (():	One Time PROM version)			±0.9	LSB	
Vот	Zero transition voltage	Mask ROM version	VDD = 5.12 V	0	10	20	mV	
			VDD = 3.072 V	0	7.5	15	1	
			VDD = 2.56 V	0	7.5	15	1	
		One Time PROM version	VDD = 5.12 V	0	15	30]	
			VDD = 3.072 V	3	13	23]	
VFST	Full-scale transition voltage	Mask ROM version	VDD = 5.12 V	5105	5115	5125	mV	
			VDD = 3.072 V	3064.5	3072	3079.5]	
				VDD = 2.56 V	2552.5	2560	2567.5	
		One Time PROM version	VDD = 5.12 V	5100	5115	5130		
			VDD = 3.072 V	3065	3075	3085]	
_	Absolute accuracy	Mask ROM version				±8	LSB	
	(Quantization error excluded)	2.0 V ≤ VDD < 2.2 V						
IAdd	A/D operating current	VDD = 5 V			150	450	μА	
	(Note 1)	VDD = 3 V			75	225	<u>l</u>	
TCONV	A/D conversion time	f(XIN) = 6 MHz				31	μs	
		f(STCK) = f(XIN) (XIN through	nh mode)					
		ADCK=INSTCK/6						
_	Comparator resolution					8	bits	
-	Comparator error (Note 2)	Mask ROM version	VDD = 5.12 V			±20	mV	
			VDD = 3.072 V			±15	1	
			VDD = 2.56 V			±15	1	
		One Time PROM version	VDD = 5.12 V			±30	\neg	
			VDD = 3.072 V			±23]	
_	Comparator comparison time	f(XIN) = 6 MHz				4	μs	
		f(STCK) = f(XIN) (XIN through	gh mode)					
		ADCK=INSTCK/6						

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



^{2:} As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage V_{ref} which is generated by the built-in DA converter can be obtained by the following formula.


VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	- Unit	
VRST-	Detection voltage	Ta = 25 °C	3.3	3.5	3.7	V	
	(reset occurs) (Note 1)	Mask ROM version	2.7		4.2		
		One Time PROM version	2.6		4.2		
VRST+	Detection voltage	Ta = 25 °C	3.5	3.7	3.9	V	
	(reset release) (Note 2)	Mask ROM version	2.9		4.4		
		One Time PROM version	2.8		4.4		
VRST+-	Detection voltage hysteresis			0.2		V	
VRST-							
IRST	Operation current (Note 3)	VDD = 5 V		50	100	μΑ	
		VDD = 3 V		30	60		
TRST	Detection time	$VDD \rightarrow (VRST0.1 \text{ V}) \text{ (Note 4)}$		0.2	1.2	ms	

- Notes 1: The detected voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.
 - 2: The detected voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
 - 3: When the voltage drop detection circuit is used (VDCE pin = "H"), IRST is added to IDD (power current).
 - 4: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- 0.1 V].

BASIC TIMING DIAGRAM



BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4518 Group has the One Time PROM versions whose PROMs can only be written to

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 23 shows the product of built-in PROM version. Figure 73 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 23 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34518E8FP	8192 words	384 words	32P6U-A	One Time PROM [shipped in blank]
M34518E8SP	8192 words	384 words	32P4B	One Time PROM [shipped in blank]




Fig. 72 Pin configuration of built-in PROM version

(1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 24. Contact addresses at the end of this data sheet for the appropriate PROM programmer.

· Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 73.

(2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ②For the One Time PROM version shipped in blank, Renesas Technology Corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 74 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

(3) Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One Time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Table 24 Programming adapter

Microcomputer	Name of Programming Adapter
M34518E8FP	PCA7442FP
M34518E8SP	PCA7442SP




Fig. 73 PROM memory map





Fig. 74 Flow of writing and test of the product shipped in blank

PACKAGE OUTLINE

32P4B Recommended Plastic 32pin 400mil SDIP EIAJ Package Code JEDEC Code Weight(g) Lead Material SDIP32-P-400-1.78 Alloy 42/Cu Alloy ပ ш **6**1 Dimension in Millimeters Symbol Nom Max Min Α 5.08 A_2 0.51 Α1 A2 3.8 0.35 0.55 b 0.45 b1 0.9 1.0 1.3 Ā b2 0.63 0.73 1.03 0.22 0.27 0.34 С D 28.0 28.2 27.8 9.05 е b2 Ε 8.75 8.9 е 1.778 SEATING PLANE e1 10.16 3.0



REVISION HISTORY

4518 Group Data Sheet

Rev.	Date		Description
		Page	Summary
1.00	Jan. 14, 2003	_	First edition issued
2.00	Apr. 15, 2003		Some values of the following table are revised.
1		145	RECOMMENDED OPERATING CONDITIONS 1;
1			Supply voltage (when quartz-crystal oscillator is used)
1		147	 RAM back voltage RECOMMENDED OPERATING CONDITIONS 3;
1		147	Oscillation frequency (with a quartz-crystal oscillator)
1		150	A/D CONVERTER RECOMMENDED OPERATING CONDITIONS;
1		100	• Supply voltage
1			A/D conversion clock frequency
1		151	A/D CONVERTER CHARACTERISTCS;
1			Linearity error
1			Differential non-linearity error
1			Zero transition voltage
1			Full-scale transition voltage
1		450	Comparator error Comparator error
1		152	VOLTAGE DROP DETECTION CIRCUIT;
1			Detection voltage (reset occurs)Detection voltage (reset release)
3.00	Jul. 27, 2004	All pages	Words standardized: On-chip oscillator, A/D converter
3.00	Jul. 27, 2004	4	PERFORMANCE OVERVIEW: Power dissipation revised.
1		5	PIN DESCRIPTION: Description of RESET pin revised.
1		15	Port block diagram (7): Period measurement circuit added.
1		25	Fig.17: Period measurement circuit added.
1		28	Fig.20 revised.
1		29	Fig.23 revised.
1		33	Fig.26: Note added.
1		34	Table 10 W13: (Note 2) added, W33: (Note 2) \rightarrow (Note 3).
1		39	(12): Some description added.
1		40	(14): Some description added.
1		44	Some description added.
1		45	Fig.33: "DI" instruction added.
1		46	Table 11: Relative accuracy revised.
1		57	Fig.46: SRST instruction added.
1		70	11) Timer 4: Some description added.
1		72	Fig.64 revised.
1		73	Fig.67 revised.
1		75 76	Note on Power Source Voltage added.
1		76 77	I13, I12: (Note 2) added. W13: (Note 2) added, and Note 2 added.
1		85	SNZ0, SNZ1 revised.
		154	Fig.73 revised.
		1.5-	1 ig., 5 i 5 i 5 i 5 i 5 i 5 i 5 i 5 i 5 i 5
1			
1			

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system tha

- use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbHDornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001