4553 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0024-0300Z Rev.3.00 2004.07.09

DESCRIPTION

The 4553 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has one or two reload registers), a 16-bit timer for clock count, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4553 Group include variations of the built-in memory size as shown in the table below.

FEATURES

 Minimum instruction execution time
Mask ROM version
(at 6 MHz oscillation frequency, in high-speed through-mode)
One Time PROM version
(at 4.4 MHz oscillation frequency, in high-speed through-mode)
Supply voltage
Mask ROM version 1.8 to 5.5 V
One Time PROM version 1.8 to 3.6 V
(It depends on operation source clock, oscillation frequency and op-
eration mode)

Timers

Timer 1 8-bit timer with a reload register
Timer 2 8-bit timer with two reload registers
Timer 3 16-bit timer (fixed dividing frequency)
Interrupt 4 sources
•Key-on wakeup function pins9
LCD control circuit
Segment output 29
Common output 4
 Voltage drop detection circuit (only H version)
Reset occurrence Typ. 1.8 V (Ta = 25 °C)
Reset releaseTyp. 1.9 V (Ta = 25 °C)
Watchdog timer
Clock generating circuit
Built-in clock
(on-chip oscillator)
Main clock
(ceramic resonator/RC oscillation)
Sub-clock
(quartz-crystal oscillation)
●LED drive directly enabled (port D)

APPLICATION


Remote control transmitter

	Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
	M34553M4-XXXFP	4096 words	288 words	48P6Q-A	Mask ROM
dno	M34553M8-XXXFP	8192 words	288 words	48P6Q-A	Mask ROM
5 U	M34553G8FP (Note)	8192 words	288 words	48P6Q-A	One Time PROM
553	M34553M4H-XXXFP	4096 words	288 words	48P6Q-A	Mask ROM
45	M34553M8H-XXXFP	8192 words	288 words	48P6Q-A	Mask ROM
	M34553G8HFP (Note)	8192 words	288 words	48P6Q-A	One Time PROM


Note: Shipped in blank.



PIN CONFIGURATION



Pin configuration (top view) (4553 Group)



Block diagram (4553 Group)

PERFORMANCE OVERVIEW

Parameter			Function		
Number of basic	M345	53M	4/M8/G8	123	
instructions	M345	53M	4H/M8H/G8H	124	
Minimum	Mask ROM version		Avereien	0.5 μ s (at 6 MHz oscillation frequency, in through mode)	
instruction				U.S μs (at 6 MHz oscillation nequency, in through mode)	
execution time	One Time PROM version		PROM version	0.68 μ s (at 4.4 MHz oscillation frequency, in through mode)	
Memory sizes	ROM	M34	1553M4	4096 words X 10 bits	
		M34	1553M4H		
		M34553M8/G8 M34553M8H/G8H		8192 words X 10 bits	
	RAM	M34	1553M4/M8/G8	288 words X 4 bits (including LCD display RAM 29 words X 4 bits)	
		M34	553M4H/M8H/G8H		
Input/Output ports	Do-D	5	I/O	Six independent I/O ports. Input is examined by skip decision. The output structure can be switched by software. Port D5 is also used as INT pin.	
	D6, D	7	Output	Two independent output ports. Ports D6 and D7 are also used as XCIN and XCOUT, respectively.	
	P00-F	- 03	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P00–P03 are also used as SEG21–SEG24, respectively.	
	P10-F	P13	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P10–P13 are also used as SEG25–SEG28, respectively.	
	P20-P23		I/O	4-bit I/O port; The output structure can be switched by software. Ports P20–P23 are also used as SEG17–SEG20, respectively.	
	C Output		Output	1-bit output; Port C is also used as CNTR pin.	
Timers	Timer 1			8-bit programmable timer with a reload register and has an event counter.	
	Timer 2			8-bit programmable timer with two reload registers and PWM output function.	
	Timer 3			16-bit timer, fixed dividing frequency (timer for clock count)	
	Timer LC			4-bit timer with a reload register (for LCD clock)	
	Watch	ndog	timer	16-bit timer (fixed dividing frequency) (for watchdog)	
LCD control	Selective bias value		pias value	1/2, 1/3 bias	
circuit	Selective duty value		duty value	2, 3, 4 duty	
	Common output		output	4	
	Segment output		1	29	
	Internal resistor for power supply			2r X 3, 2r X 2, r X 3, r X 2 (r = 80 kΩ, (Ta = 25 °C, Typical value))	
Interrupt	Sourc	es		4 (one for external, three for timer)	
	Nestir	ng		1 level	
Subroutine ne	sting			8 levels	
Device structu	re			CMOS silicon gate	
Package			48-pin plastic molded LQFP (48P6Q-A)		
	nperature range		-	-20 °C to 85 °C	
	Mask ROM version			1.8 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode)	
voltage	One Time PROM version			1.8 to 3.6V (It depends on operation source clock, oscillation frequency and operation mode)	
Power dissipation	`	(RO	M version)	2.2 mA (at room temperature, VDD = 5 V, f(XIN) = 6 MHz, f(XCIN) = stop, f(RING) = stop, $f(STCK) = f(XIN)/1$)	
(Typ.value)			perating mode M version)	6 μ A (at room temperature, VDD = 5 V, f(XCIN) = 32 kHz)	
	At RAM back-up (Mask ROM version)			0.1 μ A (at room temperature, VDD = 5 V, output transistor is cut-off state)	



PIN DESCRIPTION

Pin	Name	Input/Output	Function
Vdd	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
Xin	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them.
Хоит	Main clock output	Output	When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
XCIN	Sub-clock input	Input	I/O pins of the sub-clock generating circuit. Connect a 32.768 kHz quartz-crystal oscilla- tor between pins XCIN and XCOUT. A feedback resistor is built-in between them. XCIN and
Хсоит	Sub-clock output	Output	XCOUT pins are also used as ports D6 and D7, respectively.
D0D5	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port D5 is also used as INT pin.
D6, D7	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output struc- ture is N-channel open-drain. Ports D6 and D7 are also used as XCIN pin and XCOUT pin, respectively.
P00–P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P00–P03 are also used as SEG21–SEG24, respectively.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P10–P13 are also used as SEG25–SEG28, respectively.
P20-P23	I/O port P2	I/O	Port P2 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports P20–P23 are also used as SEG17–SEG20, respectively.
Port C	Output port C	Output	1-bit output port. The output structure is CMOS. Port C is also used as CNTR pin.
COM0– COM3	Common output	Output	LCD common output pins. Pins COM ₀ and COM ₁ are used at 1/2 duty, pins COM ₀ – COM ₂ are used at 1/3 duty and pins COM ₀ –COM ₃ are used at 1/4 duty.
SEG0-SEG28	Segment output	Output	LCD segment output pins. SEG0–SEG2 pins are used as VLC3–VLC1 pins, respectively. SEG17–SEG28 pins are used as Ports P20–P23, Ports P00–P03 and Ports P10–P13, respectively.
CNTR	Timer input/output	I/O	CNTR pin has the function to input the clock for the timer 1 event counter and to out- put the PWM signal generated by timer 2.CNTR pin is also used as Port C.
INT	Interrupt input	Input	INT pin accepts external interrupts. They have the key-on wakeup function which can be switched by software. INT pin is also used as Port D5.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
XCIN	D6	D6	XCIN	P20	SEG17	SEG17	P20
Хсоит	D7	D7	Хсоит	P21	SEG18	SEG18	P21
P00	SEG21	SEG21	P00	P22	SEG19	SEG19	P22
P01	SEG22	SEG22	P01	P23	SEG20	SEG20	P23
P02	SEG23	SEG23	P02	D5	INT	INT	D5
P03	SEG24	SEG24	P03	С	CNTR	CNTR	С
P10	SEG25	SEG25	P10	SEG0	VLC3	VLC3	SEG0
P11	SEG26	SEG26	P11	SEG1	VLC2	VLC2	SEG1
P12	SEG27	SEG27	P12	SEG2	VLC1	VLC1	SEG2
P13	SEG28	SEG28	P13				

Notes 1: Pins except above have just single function.

2: The input/output of D5 can be used even when INT is selected.

The threshold value is different between port D5 and INT. Accordingly, be careful when the input of both is used. 3: The port C "H" output function can be used even when CNTR (output) is selected.



DEFINITION OF CLOCK AND CYCLE

- Operation source clock
 - The operation source clock is the source clock to operate this product. In this product, the following clocks are used.
 - Clock (f(XIN)) by the external ceramic resonator
 - Clock (f(XIN)) by the external RC oscillation
 - Clock (f(XIN)) by the external input
 - Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
 - Clock (f(XCIN)) by the external quartz-crystal oscillation

• System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

	Registe	er MR		System clock	Operation mode
MRз	MR2	MR1	MR ₀		
1	1	0	0	f(STCK) = f(RING)/8	Internal frequency divided by 8 mode
1	0	0	0	f(STCK) = f(RING)/4	Internal frequency divided by 4 mode
0	1	0	0	f(STCK) = f(RING)/2	Internal frequency divided by 2 mode
0	0	0	0	f(STCK) = f(RING)	Internal frequency through mode
1	1	0	1	f(STCK) = f(XIN)/8	High-speed frequency divided by 8 mode
1	0	0	1	f(STCK) = f(XIN)/4	High-speed frequency divided by 4 mode
0	1	0	1	f(STCK) = f(XIN)/2	High-speed frequency divided by 2 mode
0	0	0	1	f(STCK) = f(XIN)	High-speed through mode
1	1	1	0	f(STCK) = f(XCIN)/8	Low-speed frequency divided by 8 mode
1	0	1	0	f(STCK) = f(XCIN)/4	Low-speed frequency divided by 4 mode
0	1	1	0	f(STCK) = f(XCIN)/2	Low-speed frequency divided by 2 mode
0	0	1	0	f(STCK) = f(XCIN)	Low-speed through mode

Note: The f(RING)/8 is selected after system is released from reset.

PORT FUNCTION

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
				unit	instructions	registers	Kemark
Port D	D0-D4, D5/INT	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
		(6)	CMOS		SZD	l1, K2	function (programmable)
					CLD		
	XCIN/D6, XCOUT/D7	Output	N-channel open-drain]		RG	
		(2)					
Port P0	P00/SEG21-P03/SEG24	I/O	N-channel open-drain/	4	OP0A	FR0, PU0	Built-in pull-up functions, key-on
		(4)	CMOS		IAP0	K0	wakeup functions and output
						C1	structure selection function
							(programmable)
Port P1	P10/SEG25-P13/SEG28	I/O	N-channel open-drain/	4	OP1A	FR0, PU1	Built-in pull-up functions, key-on
		(4)	CMOS		IAP1	K0, K1	wakeup functions and output
						C2	structure selection function
							(programmable)
Port P2	P20/SEG17-P23/SEG20	I/O	N-channel open-drain/	4	OP2A	FR2	Output structure selection func
		(4)	CMOS		IAP2	L3	tion (programmable)
Port C	C/CNTR	Output	CMOS	1	RCP	W1	
		(1)			SCP		



CONNECTIONS OF UNUSED PINS


Pin	Connection	Usage condition		
Xin	Connect to Vss.	RC oscillator is not selected		
Хоит	Open.			
XCIN/D6	Connect to Vss.			
XCOUT/D7	Open.			
D0-D4	Open.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.		
D5/INT	Open.	INT pin input is disabled.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.		
C/CNTR	Open.	CNTR input is not selected for timer 1 count source.		
P00/SEG21-	Open.	The key-on wakeup function is invalid.		
P03/SEG24	Connect to Vss.	Segment output is not selected.		
		N-channel open-drain is selected for the output structure.		
		Pull-up transistor is OFF.		
		The key-on wakeup function is invalid.		
P10/SEG25-	Open. The key-on wakeup function is invalid.			
P13/SEG28	Connect to Vss.	Segment output is not selected.		
		N-channel open-drain is selected for the output structure.		
		Pull-up transistor is OFF.		
		The key-on wakeup function is invalid.		
P20/SEG17-	Open.			
P23/SEG20	Connect to Vss.	Segment output is not selected.		
		N-channel open-drain is selected for the output structure.		
COM0-COM3	Open.			
SEG0/VLC3	Open.	SEGo pin is selected.		
SEG1/VLC2	Open.	SEG1 pin is selected.		
SEG2/VLC1	Open.	SEG2 pin is selected.		
SEG3–SEG16	Open.			

(Note when connecting to VSS and VDD)


• Connect the unused pins to VSS and VDD using the thickest wire at the shortest distance against noise.




PORT BLOCK DIAGRAMS



Port block diagram (1)





















Port block diagram (6)








Port block diagram (7)





Block diagram of external interrupt



FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A0 is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Also, when the TABP p instruction is executed at UPTF flag = "1", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D, the high-order 1 bit of register D is "0". When the TABP p instruction is executed at UPTF flag = "0", the contents of register D remains unchanged. The UPTF flag is set to "1" with the SUPT instruction and cleared to "0" with the RUPT instruction. The initial value of UPTF flag is "0".

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example





Fig. 3 Registers A, B and register E





(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

	Program	counter (PC)				
	uting BM truction	א ר ד				
		SK0	(SP) = 0			
		SK1	(SP) = 1			
		SK2	(SP) = 2			
		SK3	(SP) = 3			
		SK4	(SP) = 4			
		SK5	(SP) = 5			
		SK6	(SP) = 6			
		SK7	(SP) = 7			
Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.						






Fig. 6 Example of operation at subroutine call



(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example



PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34553ED.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34553M4	4096 words	32 (0 to 31)
M34553M4H		
M34553M8	8192 words	64 (0 to 63)
M34553M8H		
M34553G8	1	
M34553G8H		

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP $\ensuremath{\mathsf{p}}$ instruction.




Fig. 10 ROM map of M34553M8/M8H/G8/G8H




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure



DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). RAM includes the area for LCD.

When writing "1" to a bit corresponding to displayed segment, the segment is turned on.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34553M4/M4H	288 words X 4 bits (1152 bits)
M34553M8/M8H	
M34553G8/G8H	

$\left \right\rangle$	Register Z					(2						1			
	Register X	0	1	2	3		12	13	14	15	0	1	2	3		
	0															
	1															
	2															
	3															
	4															
	5															
L ≻	6															
Register	7										_	_	_			
(eg	8										0		16			
L CL	9										1	_	17			
	10												18			
	11										3		19			
	12										4		20	28		
	13										5		21			
	14										6	-	22			
	15										7	15	23			







INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = "1")

- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

• an interrupt occurs, or

• the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
4	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip in-

511 4011011			
Interrupt name	Request flag	Skip instruction	Enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid



(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
- An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that
- INTE flag is cleared to "0" so that interrupts are disabled. • Interrupt request flag
- Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
- The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)







Fig. 13 Program example of interrupt processing











(6) Interrupt control registers

Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

Table 6 Interrupt control registers

• Interrupt control register V2

The timer 3 interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

	Interrupt control register V1		reset : 00002	at power down : 00002	R/W TAV1/TV1A	
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)			
V13		1	Interrupt enabled (SNZT2 instruction is invalid)		
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)		
VIZ		1	Interrupt enabled (SNZT1 instruction is invalid)		
V11	Not used	0	This bit has no function, but read/write is enabled.			
V 11		1				
\/ 1 0	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)		
V10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)		

	Interrupt control register V2		reset : 00002	at power down : 00002	R/W TAV2/TV2A		
V23	Not used	0	This bit has no function, but read/write is enabled.				
V25		1					
V22	Not used	0	This bit has no function, but read/write is enabled.				
V 22		1					
Vo	Not used	0	This bit has no function, but read/write is enabled.				
V21		1					
1/20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)			
V20		1	Interrupt enabled (SNZT3 instruction is invalid)			

Note: "R" represents read enabled, and "W" represents write enabled.



(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V20), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).




Fig. 16 Interrupt sequence



EXTERNAL INTERRUPTS


The 4553 Group has the external 0 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	D5/INT	When the next waveform is input to D5/INT pin	l11
		 Falling waveform ("H"→"L") 	l12
		 Rising waveform ("L"→"H") 	
		Both rising and falling waveforms	







(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to D5/INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16). The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

• External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to D5/INT pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- $\ensuremath{\textcircled{O}}$ Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- (5) Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D5/INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

R/W at reset : 00002 Interrupt control register I1 at power down : state retained TAI1/TI1A 0 INT pin input disabled I13 INT pin input control bit (Note 2) 1 INT pin input enabled Falling waveform/"L" level ("L" level is recognized with the SNZI0 0 Interrupt valid waveform for INT pin/ instruction) 112 return level selection bit (Note 2) Rising waveform/"H" level ("H" level is recognized with the SNZI0 1 instruction) 0 One-sided edge detected 111 INT pin edge detection circuit control bit 1 Both edges detected INT pin Timer 1 count start synchronous 0 Timer 1 count start synchronous circuit not selected 110 circuit selection bit 1 Timer 1 count start synchronous circuit selected

Table 8 External interrupt control register

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of these bits (I12, I13) are changed, the external interrupt request flag (EXF0) may be set.



(2) External interrupt control registers

Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

(3) Notes on External 0 interrupts

① Note [1] on bit 3 of register I1
 When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18⁽³⁾).

:						
LA	4	; (XXX02)				
TV1A		; The SNZ0 instruction is valid				
LA	8	; (1 XXX 2)				
TI1A		; Control of INT pin input is changed				
NOP						
SNZ0		; The SNZ0 instruction is executed				
		(EXF0 flag cleared)				
NOP		3				
:						
x :	X : these bits are not used here.					

Fig. 18 External 0 interrupt program example-1

2 Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of INT pin is not used (register K20 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19①).

; (00 XX 2)					
; Input of INT disabled①					
; RAM back-up					
X : these bits are not used here.					

Fig. 19 External 0 interrupt program example-2

3 Note on bit 2 of register I1

When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

• Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20⁽¹⁾) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20⁽³⁾).

:						
LA	4	; (XXX02)				
TV1A		; The SNZ0 instruction is valid				
LA	12					
TI1A		; Interrupt valid waveform is changed				
NOP						
SNZ0		; The SNZ0 instruction is executed				
		(EXF0 flag cleared)				
NOP						
:						
x :	X : these bits are not used here.					

Fig. 20 External 0 interrupt program example-3



TIMERS


The 4553 Group has the following timers.


• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.





The 4553 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 16-bit fixed dividing frequency timer
- Timer LC : 4-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer (Timers 1, 2, and 3 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3 and LC can be controlled with the timer control registers PA, W1 to W4. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.




Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable binary down counter	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3 and LC count sources	PA
Timer 1	8-bit programmable binary down counter (link to INT input)	 PWM output (PWMOUT) Prescaler output (ORCLK) Timer 3 underflow (T3UDF) CNTR input 	1 to 256	CNTR output control Timer 1 interrupt	W1
Timer 2	8-bit programmable binary down counter (PWM output function)	 XIN input Prescaler output (ORCLK) divided by 2 	1 to 256	Timer 1 count source CNTR output Timer 2 interrupt	W2
Timer 3	16-bit fixed dividing frequency	XCIN input ORCLK	8192 16384 32768 65536	 Timer 1 count source Timer 3 interrupt Timer LC count source 	W3
Timer LC	4-bit programmable binary down counter	Bit 4 of timer 3System clock (STCK)	1 to 16	LCD clock	W4
Watchdog timer	16-bit fixed dividing frequency	Instruction clock (INSTCK)	65534	System reset (count twice)WDF flag decision	














Fig. 23 Timer structure (2)



Table 10 Timer related registers

	Timer control register PA		at reset : 02	at power down : 02	W TPAA
PAo	Prescaler control bit	0	Stop (state initialize	ed)	
FAU		1	Operating		

	Timer control register W1		at	reset : 00002	at power down : state retained	R/W TAW1/TW1A	
W13	W12 Timer 1 count auto-stop circuit selection)	Timer 1 count auto-stop circuit not selected			
1110	bit (Note 2)	1		Timer 1 count auto-stop circuit selected			
W12	Timer 4 control bit	()	Stop (state retained)			
VV12	Timer 1 control bit	1 Operating					
		W11	W10		Count source		
W11		0	0	PWM signal (PWM	OUT)		
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)			
W10	(Note 3)	1	0	Timer 3 underflow	signal (T3UDF)		
	× ,	1	1	CNTR input			

	Timer control register W2	at	reset : 00002	at power down : 00002	R/W TAW2/TW2A		
W23	CNTR pin output control bit	0	CNTR pin output invalid				
1125	1 CNTR pin output control bit	alid					
W22	PWM signal interrupt valid waveform/	0	PWM signal "H" interval expansion function invalid				
VVZZ	return level selection bit	1	PWM signal "H" interval expansion function valid				
W21	Time 2 control bit	0	Stop (state retaine	d)			
VVZ1	Timer 2 control bit	1 Operating					
W20	Times 2 count comes calestics bit	0 XIN input					
VV20	Timer 2 count soruce selection bit	1	Prescaler output (ORCLK)/2 signal output				

	Timer control register W3		at	reset : 00002	at power down : state retained	R/W TAW3/TW3A
W33 Timer 3 count auto-stop circuit selection		0	0 XCIN input			
1100	bit	1		Prescaler output (ORCLK)		
W32	Timer O control bit	0 Stop (Initial state)				
1102	Timer 3 control bit		1 Operating			
		W31	W30		Count source	
W31	T O O O O O O O O O O	0	0	Underflow occurs every 8192 counts		
	Timer 3 count source selection bits	0	1	Underflow occurs e	every 16384 counts	
W30		1	0	Underflow occurs every 32768 counts		
		1	1	Underflow occurs e	every 65536 counts	

	Timer control register W4	at	reset : 00002	at power down : state retained	R/W TAW4/TW4A		
W43	Timer LC control bit	0	Stop (state retaine	d)			
11-15		1	Operating				
W42	0 Bit 4 (T34) of timer 3 1 System clock (STCK)	3					
VV42		1	System clock (STCK)				
W41	CNTR output auto-control circuit	0	CNTR output auto-	control circuit not selected			
vv41	selection bit	1	CNTR output auto-control circuit selected				
W40	CNTR pin input count edge selection bit	0	Falling edge				
vv40		1	Rising edge				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

3: Port C output is invalid when CNTR input is selected for the timer 1 count source.





(1) Timer control registers

Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the CNTR output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

Timer control register W3

Register W3 controls the count operation and count source of timer 3. Set the contents of this register through register A with the TW5A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the operation and count source of timer LC, the selection of CNTR output auto-control circuit and the count edge of CNTR input. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A..

(2) Prescaler (interrupt function)

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

② set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3 and LC count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- 1 set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and
- 3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."





(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with two timer 2 reload registers (R2L, R2H). Data can be set simultaneously in timer 2 and the reload register R2L with the T2AB instruction. Data can be set in the reload register R2H with the T2HAB instruction. The contents of reload register R2L set with the T2AB instruction can be set to timer 2 again with the T2R2L instruction. Data can be read from timer 2 with the TAB2 instruction.

Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

When executing the T2HAB instruction to set data to reload register R2H while timer 2 is operating, avoid a timing when timer 2 underflows.

Timer 2 starts counting after the following process;

① set data in timer 2

2 set count source by bit 0 of register W2, and

3 set the bit 1 of register W2 to "1."

When a value set in reload register R2L is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When bit 3 of register W2 is set to "1", timer 2 reloads data from reload register R2L and R2H alternately each underflow.

Timer 2 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R2L, and the "H" interval set as reload register R2H. The PWM signal (PWMOUT) is output from CNTR pin.

When bit 2 of register W2 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R2H for the counter of timer 2 is extended for a half period of count source.

In this case, when a value set in reload register R2H is n, timer 2 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R2H. When bit 1 of register W4 is set to "1", the PWM signal output to CNTR pin is switched to valid/invalid each timer 1 underflow. However, when timer 1 is stopped (bit 2 of register W1 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W2 is cleared to "0" in the "H" interval of PWM signal, timer 2 does not stop until it next timer 2 underflow. When clearing bit 1 of register W2 to "0" to stop timer 2, avoid a timing when timer 2 underflows.

(5) Timer 3 (interrupt function)

Timer 3 is a 16-bit binary down counter.

Timer 3 starts counting after the following process;

0 set count value by bits 0 and 1 of register W3,

2 set count source by bit 3 of register W3, and

3 set the bit 2 of register W3 to "1."

Once count is started, when timer 3 underflows (the set count value is counted), the timer 3 interrupt request flag (T3F) is set to "1," and count continues.

Bit 4 of timer 3 can be used as the timer LC count source for the LCD clock generating.

When bit 2 of register W3 is cleared to "0", timer 3 is initialized to "FFFF16" and count is stopped.

Timer 3 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 3 underflow occurs at clock operating mode, system returns from the power down state.

(6) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.

Timer LC starts counting after the following process;

① set data in timer LC,

② select the count source with the bit 2 of register W4, and③ set the bit 3 of register W4 to "1."

When a value set in reload register RLC is n, timer LC divides the count source signal by n + 1 (n = 0 to 15).

Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes "0"), new data is loaded from reload register RLC, and count continues (auto-reload function).

Timer LC underflow signal divided by 2 can be used for the LCD clock.





(7) Timer input/output pin (C/CNTR pin)

CNTR pin is used to input the timer 1 count source and output the PWM signal generated by timer 2. When the PWM signal is output from C/CNTR pin, set "0" to the output latch of port C.

The selection of CNTR output signal can be controlled by bit 3 of register W2.

When the CNTR input is selected for timer 1 count source, timer 1 counts the waveform of CNTR input selected by bit 0 of register W4. Also, when the CNTR input is selected, the output of port C is invalid (high-impedance state).

(8) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(9) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT pin input can be performed.

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin.

The valid waveform of INT pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit 110 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(10) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(11) Precautions

Note the following for the use of timers.

Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

- Timer count source Stop timer 1, 2, and LC counting to change its count source.
- Reading the count value
 Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Writing to the timer Stop timer 1, 2 or LC counting and then execute the data write instruction (T1AB, T2AB, TLCA) to write its data.
- Writing to reload register R1, R2H
 When writing data to reload register R1 or reload register R2H
 while timer 1 or timer 2 is operating, avoid a timing when timer 1
 or timer 2 underflows.
- Timer 2

Avoid a timing when timer 2 underflows to stop timer 2 at PWM output function used.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R2H.


- Timer 3 Stop timer 3 counting to change its count source.
- Timer input/output pin Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.



Timer 2 count source Timer 2 count value (Reload register) Timer 2 underflow signal	(R2L)	1 31 3 021901190 82L) 1	1 (R2L)	(R2L)	110,0010,00310,0210 (R2L)	√011 } ∕001)
WM signal (output invalid)		L			L	
,	Timer 2 start				PWM s fixed	ignal "L"
CNTR output: valid (W23 = PWM signal "H" interval ex	'1") ension function: invalid (W22	= "0")				
Timer 2 count source	- Luuui	uuri				
Timer 2 count value (Reload register)	(R2L)		310021001100010 R2L) 1	\uparrow \frown \frown	310x0210x0110x0016 † R2L) T	(R2H)
Timer 2 underflow signal PWM signal	Timer 2 start	3 clock	od 7 clock	←_3 clock→ ←9WM peri	od 7 clock	
CNTR output: valid (W23 PWM signal "H" interval o Timer 2 count source	= "1") extension function: valid (W22	= "1") (Note)				
Timer 2 count value (Reload	0316 0216 0116 0016 (R2L)	0216 0116 0016 †	0316X0216X0116X0	016 0216 01160	016×0316×0216×0116	0016 0216
register) Timer 2 underflow signal		R2H)	(R2L)	(R2H)	(R2L)	(R2H)
PWM signal	Timer 2 start	-3.5 clock	iod 7.5 clock		period 7.5 clock	

Fig. 24 Timer 2 operation (reload register R2L: "0316", R2H: "0216")









Timer 2 cou		in ing					
Machine cycle		/					
	Mi	T\A/2 A	inotruoti	Mi+1		Mi+2	
System clock [—] f(STCK)=f(XIN)/4	1				cycle (W21) ←		
XIN input count source selected)							l
Register W21 _							
- Timer 2 count value (Reload register) -			031	16	0216 0116	0016021601160016031602160)116
(100000109000) =			(R2L	_)		↑ (R2H) ↑ (R2L)	
Timer 2 underflow signal							
-					1		
PWM signal							
PWM signal—					Timer 2 coun	t start timing	_
PWM signal—					Timer 2 coun	t start timing	
PWM signal— —Timer 2 count si	top timin	9			Timer 2 coun	t start timing	
—Timer 2 count st		g			Timer 2 coun		
	top timin Mi			Mi+1		Mi+2	
—Timer 2 count st			instructic		Timer 2 coun	Mi+2	
—Timer 2 count st Machine cycle System clock			instructio			Mi+2	
—Timer 2 count st Machine cycle System clock f(STCK)=f(XIN)/4 XIN input			instructio			Mi+2	
—Timer 2 count st Machine cycle System clock f(STCK)=f(XIN)/4 XIN input count source selected)— Register W21					ycle (W21) ← (Mi+2	
—Timer 2 count st Machine cycle System clock f(STCK)=f(XIN)/4 XIN input count source selected)— Register W21					ycle (W21) ← (Mi+2	
Timer 2 count si Machine cycle System clock f(STCK)=f(XIN)/4 XIN input count source selected)- Register W21 Timer 2 count value (Reload register) Timer 2		TW2A	 		ycle (W21) ← (Mi+2	
—Timer 2 count st Machine cycle System clock f(STCK)=f(XIN)/4 XIN input count source selected)— Register W21 Timer 2 count value (Reload register) Timer 2 underflow signal —		TW2A	 		y <u>cle (W2</u> 1) ← (0216 (R2H)	Mi+2	
—Timer 2 count si Machine cycle System clock f(STCK)=f(XIN)/4 XIN input count source selected)— Register W21 Timer 2 count value (Reload register) Timer 2		TW2A	 		ycle (W21) ← (Mi+2	

Fig. 26 Timer 2 count start/stop timing





WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overrightarrow{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.

When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is <u>output.</u>

⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 27 Watchdog timer function



When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 28).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the power down mode.

When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down state (refer to Figure 29).

The watchdog timer function is valid after system is returned from the power down. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down, and stop the watchdog timer function.

WRST	; WDF1 flag cleared
DI DWDT WRST	; Watchdog timer function enabled/disabled ; WEF and WDF1 flags cleared

	Fig. 28 Progr	am example	to start/stop	watchdog	timer
--	---------------	------------	---------------	----------	-------

:	
WRST	; WDF1 flag cleared
NOP	
DI	; Interrupt disabled
EPOF	; POF instruction enabled
POF	
\downarrow	
Oscillation	stop
:	
•	

Fig. 29 Program example to enter the mode when using the watchdog timer



LCD FUNCTION

The 4553 Group has an LCD (Liquid Crystal Display) controller/ driver. When the proper voltage is applied to LCD power supply input pins (VLC1–VLC3) and data are set in timer control register (W4), timer LC, LCD control registers (L1, L2, L3, C1, C2), and LCD RAM, the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias.

4 common signal output pins and 29 segment signal output pins can be used to drive the LCD. By using these pins, up to 116 segments (when 1/4 duty and 1/3 bias are selected) can be controlled to display. The LCD power input pins (VLC1–VLC3) are also used as pins SEG0–SEG2. When SEG0–SEG2 are selected, the internal power (VDD) is used for the LCD power.

(1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

Table 11 Duty and maximum number of displayed pixels

Duty	Maximum number of displayed pixels	Used COM pins
1/2	58 segments	COM0, COM1 (Note)
1/3	87 segments	COM0–COM2 (Note)
1/4	116 segments	COM0–COM3

Note: Leave unused COM pins open.

(2) LCD clock control

The LCD clock is determined by the timer LC count source selection bit (W42), timer LC control bit (W43), and timer LC. Accordingly, the frequency (F) of the LCD clock is obtained by the following formula. Numbers (① to ③) shown below the formula correspond to numbers in Figure 30, respectively.

 When using the prescaler output (ORCLK) as timer LC count source (W42="1")

• When using the bit 4 of timer 3 as timer LC count source (W42="0")

$$\mathsf{F} = \underbrace{\mathsf{T34}}_{\mathbb{T}} \times \underbrace{\mathsf{T}}_{\mathbb{L}\mathsf{C}+1} \times \underbrace{\mathsf{T}}_{\mathbb{C}+1} \times$$

[LC: 0 to 15]

The frame frequency and frame period for each display method can be obtained by the following formula:

Frame frequency =
$$\frac{F}{n}$$
 (Hz)
Frame period = $\frac{n}{F}$ (s)

F: LCD clock frequency




Fig. 30 LCD clock control circuit structure








Fig. 31 LCD controller/driver

(3) LCD RAM

REJ03B0024-0300Z

RAM contains areas corresponding to the liquid crystal display. When "1" is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

(4) LCD drive waveform

When "1" is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes IVLC3I and the display pixel at the cross section turns on.

When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes VLC3 level.

Z		1														
X		0					1 2			2			3			
Y B	its 3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0
8	SEG0	SEG0	SEG0	SEG0	SEG8	SEG8	SEG8	SEG8	SEG16	SEG16	SEG16	SEG16	SEG24	SEG24	SEG24	SEG24
9	SEG1	SEG1	SEG1	SEG1	SEG9	SEG9	SEG9	SEG9	SEG17	SEG17	SEG17	SEG17	SEG25	SEG25	SEG25	SEG25
10	SEG2	SEG2	SEG2	SEG2	SEG10	SEG10	SEG10	SEG10	SEG18	SEG18	SEG18	SEG18	SEG26	SEG26	SEG26	SEG26
11	SEG3	SEG3	SEG3	SEG3	SEG11	SEG11	SEG11	SEG11	SEG19	SEG19	SEG19	SEG19	SEG27	SEG27	SEG27	SEG27
12	SEG4	SEG4	SEG4	SEG4	SEG12											
13	SEG5	SEG5	SEG5	SEG5		SEG13	SEG13	SEG13	SEG21	SEG21	SEG21	SEG21			—	
14	SEG6	SEG6	SEG6		SEG14										—	
15	SEG7	SEG7	SEG7	SEG7	SEG15	SEG15	SEG15	SEG15	SEG23	SEG23	SEG23	SEG23			—	
COM	COM3	COM2	COM1	COM0	COM3	COM ₂	COM1	COM0	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0
Note: The		(ed " —	— " is	not the	LCD dis	splay RA	M.									
2 200 KAN	map															
3.00 Jul 0	9. 2004	page	e 42 of	136		R	ENE	ESA	S							

Table 12 LCD control registers (1)

	LCD control register L1		at	reset : 00002	at power dow	/n : state retained	R/W
					•		TAL1/TL1A
L13	Internal dividing resistor for LCD power	()	2r X 3, 2r X 2			
	supply selection bit (Note 2)	1	1	r X 3, r X 2			
L12		0		Stop			
LIZ	LCD control bit	1	1	Operating			
		L11	L10	Duty		Bias	
L11		0	0		Not ava	ailable	
	LCD duty and bias selection bits	0	1	1/2		1/2	
L10		1	0	1/3		1/3	
		1	1	1/4		1/3	

LCD control register L2		at reset : 00002		at power down : state retained	W TL2A			
L23	SEG0/VLC3 pin function switch bit (Note 3)	0	SEG0					
L23	SEG0/VEC3 pin function switch bit (Note 3)	1	VLC3					
L22	$\mathbf{C} = \mathbf{C} \mathbf{C} \mathbf{C} \mathbf{A} \mathbf{A} \mathbf{C} \mathbf{C} \mathbf{A}$		0 SEG1					
	SEG1/VLC2 pin function switch bit (Note 4)	1	VLC2					
L21	SECo(1) of pip function switch bit (block 4)	0	SEG2					
LZ1	21 SEG2/VLC1 pin function switch bit (Note 4)		VLC1					
L20	Internal dividing resistor for LCD power	0 Internal dividing resistor valid						
	supply control bit	1	Internal dividing res	sistor invalid				

LCD control register L3		at reset : 11112		at power down : state retained	W TL3A
D22/SEC 22 pin function owitch hit		0	SEG20		
L33	L33 P23/SEG20 pin function switch bit		P23		
L32	L32 P22/SEG19 pin function switch bit	0	SEG19		
L32		1	P22		
L31	P21/SEG18 pin function switch bit	0	SEG18		
L31		1	P21		
	P20/SEC17 pip function switch bit	0	SEG17		
L30	L30 P20/SEG17 pin function switch bit		P20		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

3: VLC3 is connected to VDD internally when SEG0 pin is selected.

4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.



Table 12 LCD control registers (2)

LCD control register C1		at	t reset : 11112	at power down : state retained	W TC1A
C10	C13 P03/SEG24 pin function switch bit		SEG24		
013			P03		
C12	C12 P02/SEG23 pin function switch bit	0	SEG23		
012		1	P02		
C11	P01/SEG22 pin function switch bit	0	SEG22		
	F01/3E022 pin function switch bit	1	P01		
C10	P00/SEC31 pip function switch bit	0	SEG21		
C10	C10 P00/SEG21 pin function switch bit		P00		

LCD control register C2		at	t reset : 11112	at power down : state retained	W TC2A			
C22	C23 P13/SEG28 pin function switch bit		SEG28					
023			P13					
C22	C22 P12/SEG27 pin function switch bit	0	0 SEG27					
022		1	P12					
C21	P11/SEG26 pin function switch bit	0	SEG26					
621		1	P11					
C20	C20 P10/SEG25 pin function switch bit		SEG25					
020		1	P10					

Note: "R" represents read enabled, and "W" represents write enabled.






Fig. 33 LCD controller/driver structure



(5) LCD power supply circuit

Select the LCD power supply circuit suitable for the using LCD panel.

The LCD power supply circuit is fixed by the followings;

- The internal dividing resistor is controlled by bit 0 of register L2.
- The internal dividing resistor is selected by bit 3 of register L1.
- The bias condition is selected by bits 0 and 1 of register L1.

Internal dividing resistor

The 4553 Group has the internal dividing resistor for LCD power supply.

When bit 0 of register L2 is set to "0", the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to "0", the internal dividing resistor is turned off. The same six resistor (r) is prepared for the internal dividing resistor. According to the setting value of bit 3 of register L1 and

using bias condition, the resistor is prepared as follows;

- L13 = "0", 1/3 bias used: 2r X 3 = 6r
- L13 = "0", 1/2 bias used: 2r X 2 = 4r
- L13 = "1", 1/3 bias used: r X 3 = 3r
- L13 = "1", 1/2 bias used: r X 2 = 2r

●VLC3/SEG0 pin

The selection of VLC3/SEG0 pin function is controlled with the bit 3 of register L2.

When the VLC3 pin function is selected, apply voltage of VLC3 < VDD to the pin externally.

When the SEG0 pin function is selected, VLC3 is connected to VDD internally.


VLC2/SEG1, VLC1/SEG2 pin

The selection of VLC2/SEG1 pin function is controlled with the bit 2 of register L2.

The selection of VLC1/SEG2 pin function is controlled with the bit 1 of register L2.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of 0<VLC1<VLC2<VLC3 to these pins. Short the VLC2 pin and VLC1 pin at 1/2 bias.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin have the same electric potential at 1/2 bias. When SEG1 and SEG2 pin functions are selected, use the internal dividing resistor. In this time, VLC2 and VLC1 are connected to the generated dividing voltage.





Rev.3.00 Jul 09, 2004 page 46 of 136 REJ03B0024-0300Z RENESAS


RESET FUNCTION


System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.











(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 37 Structure of reset pin and its peripherals,, and power-on reset operation

Table 13 Port state at reset

Name	Function	State	
D0D4	D0-D4	High-impedance (Notes 1, 2)	
D5/INT	D5	High-impedance (Notes 1, 2)	
XCIN/D6, XCOUT/D7	XCIN, XCOUT	Sub-clock input	
P00/SEG21-P03/SEG24	P00–P03	High-impedance (Notes 1, 2, 3)	
P10/SEG25-P13/SEG28	P10–P13	High-impedance (Notes 1, 2, 3)	
P20/SEG17-P23/SEG20	P20-P23	High-impedance (Notes 1, 2, 3)	
SEG0/VLC3-SEG2/VLC1	SEG0-SEG2	VLC3 (VDD) level	
SEG3-SEG16	SEG3–SEG16	VLC3 (VDD) level	
COM0–COM3	COM0–COM3	VLC3 (VDD) level	
C/CNTR	С	"L" (Vss) level	

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.



(2) Internal state at reset

Figure 38 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 38 are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	
Power down flag (P)	
External 0 interrupt request flag (EXF0)	
Interrupt control register V1	
Interrupt control register V1	
Interrupt control register 11	
Timer 1 interrupt request flag (T1F)	
Timer 2 interrupt request flag (T2F)	
Timer 3 interrupt request flag (T3F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
Timer control register V1	
Timer control register W1 Timer control register W2	
Timer control register W2 Timer control register W3	
-	
Timer control register W4 Clock control register MR	
Clock control register RG	
-	
LCD control register L1	
LCD control register L2	
LCD control register L3	
LCD control register C1	
LCD control register C2	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Port output structure control register FR0	
Port output structure control register FR1	
Port output structure control register FR2	
• Carry flag (CY)	
High-order bit reference enable flag (UPTF)	
• Register A	
• Register B	
• Register D	
• Register E	
Register X	
• Register Y	
• Register Z	
Stack pointer (SP)	
Operation source clock	1 (1 6)
Ceramic resonator circuit	Operating
RC oscillation circuit	
Quartz-crystal oscillator	Operating
	"X" represents undefined.
	·

Fig. 38 Internal state at reset



VOLTAGE DROP DETECTION CIRCUIT (only for H version)

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

(1) SVDE instruction

When the SVDE instruction is executed, the voltage drop deteciton circuit is valid even after system enters into the power down mode. The SVDE instruction can be executed only once.

In order to release the execution of the SVDE instruction, the system reset is required.





Fig. 39 Voltage drop detection reset circuit



Note: Detection voltage hysteresis of voltage drop detection circuit is 0.1 V (Typ).

Fig. 40 Voltage drop detection circuit operation waveform

(2) Note on voltage drop detection circuit


The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 41);

supply voltage does not fall below to VRST, and

its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST^- and re-goes up after that.



RENESAS



POWER DOWN FUNCTION

The 4553 Group has 2-type power down functions. System enters into each power down state by executing the following instructions.

- Clock operating mode EPOF and POF instructions
- RAM back-up mode EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

(1) Clock operating mode

The following functions and states are retained.

- RAM
- Reset circuit
- XCIN-XCOUT oscillation
- LCD display
- Timer 3

(2) RAM back-up mode

- The following functions and states are retained.
- RAM
- Reset circuit

(3) Warm start condition

The system returns from the power down state when;

- External wakeup signal is input
- Timer 3 underflow occurs
- in the power down mode.
- In either case, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

(4) Cold start condition

The CPU starts executing the software from address 0 in page 0 when;

• reset pulse is input to $\overline{\text{RESET}}$ pin,

- reset by watchdog timer is performed, or
- reset by the voltage drop detection circuit is performed.

In this case, the P flag is "0."

(5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag (P) with the SNZP instruction. The warm start condition from the clock operating mode can be identified by examining the state of T3F flag.

Table 15 Functions and states retained at power down

	Power do	wn mode
Function	Clock	RAM
	operating	back-up
Program counter (PC), registers A, B,	x	х
carry flag (CY), stack pointer (SP) (Note 2)		
Contents of RAM	0	0
Interrupt control registers V1, V2	×	X
Interrupt control register I1	0	0
Selected oscillation circuit	0	0
Clock control register MR, RG	0	0
Timer 1 to timer 2 functions	(Note 3)	(Note 3)
Timer 3 function	0	0
Timer LC function	0	(Note 3)
Watchdog timer function	X (Note 4)	X (Note 4)
Timer control registers PA	X	X
Timer control registers W1 to W4	0	0
LCD display function	0	(Note 5)
LCD control registers L1 to L3, C1, C2	0	0
Voltage drop detection circuit	(Note 6)	(Note 6)
Port level	(Note 7)	(Note 7)
Pull-up control registers PU0, PU1	0	0
Key-on wakeup control registers K0 to K2	0	0
Port output format control registers	0	0
FR0 to FR2		
External interrupt request flag	X	X
(EXF0)		
Timer interrupt request flags (T1F, T2F)	(Note 3)	(Note 3)
Timer interrupt request flag (T3F)	0	0
Interrupt enable flag (INTE)	X	X
Watchdog timer flags (WDF1, WDF2)	X (Note 4)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM

back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then go into the power down state.
- 5: LCD is turned off.
- 6: When the SVDE instruction is executed, this function is valid at power down.
- 7: In the RAM back-up mode, C/CNTR pin outputs "L" level. However, when the CNTR input is selected (W11, W10="11"), C/ CNTR pin is in an input enabled state (output = high-impedance). Other ports retain their respective output levels.



(6) Return signal

An external wakeup signal or timer 3 interrupt request flag (T3F) is used to return from the clock operating mode.

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped.

Table 16 shows the return condition for each return source.

(7) Control registers

• Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

Key-on wakeup control register K1

Register K1 controls the return condition and the selection of valid waveform/level of port P1. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.

• Key-on wakeup control register K2

Register K2 controls the INT pin key-on wakeup function and the selection of return codition. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

• Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.


• External interrupt control register I1

Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

F	Return source	Return condition	Remarks
lal	Ports P00-P03	Return by an external falling edge ("H" \rightarrow "L").	The key-on wakeup function can be selected by two port unit.
wakeup signal	Ports P10–P13	Return by an external "H" level or "L" level input, or rising edge ("L" \rightarrow "H") or falling edge ("H" \rightarrow "L"). Return by an external "L" level input.	The key-on wakeup function can be selected by two port unit. Select the re- turn level ("L" level or "H" level) and return condition (return by level or edge) with register K1 according to the external state before going into the power down state.
External w	INT pin	Return by an external "H" level or "L" level input, or rising edge ("L" \rightarrow "H") or falling edge ("H" \rightarrow "L").	Select the return level ("L" level or "H" level) with register I1 and return con- dition (return by level or edge) with register K2 according to the external state before going into the power down state.
ш		When the return level is input, the in- terrupt request flag (EXF0) is not set.	
	er 3 interrupt est flag (T3F)	Return by timer 3 underflow or by setting T3F to "1".	Clear T3F with the SNZT3 instruction before system enters into the power down state.
		It can be used in the clock operating mode.	When system enters into the power down state while T3F is "1", system re- turns from the state immediately because it is recognized as return condition.

Table 16 Return source and return condition








Fig. 43 Set source and clear source of the P flag



	Key-on wakeup control register K0	at	reset : 00002	at power down : state retained	R/W TAK0/ TK0A
K03	Port P12, P13 key-on wakeup	0	Key-on wakeup not	used	
KU3	control bit	1	Key-on wakeup use	ed	
KOa	Port P10, P11 key-on wakeup	0	Key-on wakeup not	used	
K02	control bit	1	Key-on wakeup use	ed	
KO	Port P02, P03 key-on wakeup	0	Key-on wakeup not	used	
K01	control bit	1	Key-on wakeup use	ed	
KOa	Port P00, P01 key-on wakeup	0	Key-on wakeup not	used	
K0 0	control bit	1	Key-on wakeup use	ed	

Table 17 Key-on wakeup control register, pull-up control register and interrupt control register

			riey on Malloup dee		
	Key-on wakeup control register K1		reset : 00002	at power down : state retained	R/W TAK1/ TK1A
K13	Danta D4a, D4a natura condition coloction bit	0	Returned by edge		
N 13	K13 Ports P12, P13 return condition selection bit		Returned by level		
1/1 0	Ports P12, P13 valid waveform/level	0	Falling waveform/"L	/"L" level	
K12	selection bit		Rising waveform/"H	l" level	
144		0	Returned by edge		
N 11	K11 Ports P10, P11 return condition selection bit		Returned by level		
164.0	Ports P10, P11 valid waveform/level	0 Falling waveform/"L" level		." level	
K10	10 selection bit 1		Rising waveform/"H	l" level	

	Key-on wakeup control register K2 at reset		reset : 00002	at power down : state retained	R/W TAK2/ TK2A	
K23	Not used	0	This bit has no function, but read/write is enabled.			
1123	Not used	1				
K20	K22 Not used		This bit has no function, but read/write is enabled.			
				alon, but read/write is enabled.		
K21	INIT his return condition coloction bit	0	Returned by level			
n 21	INT pin return condition selection bit		Returned by edge			
K20	K20 INT pin key-on wakeup control bit		Key-on wakeup inva	alid		
K20			Key-on wakeup vali	d		

Note: "R" represents read enabled, and "W" represents write enabled.



	Pull-up control register PU0	at reset : 00002		at power down : state retained	R/W TAPU0/ TPU0A
PU03	Port P03 pull-up transistor	0	Pull-up transistor O	FF	
P003	control bit	1	Pull-up transistor O	N	
DUOs	Port P02 pull-up transistor	0	Pull-up transistor O	FF	
PU02	control bit	1	Pull-up transistor O	N	
DU0/	Port P01 pull-up transistor	0	Pull-up transistor O	FF	
PU01	control bit	1	Pull-up transistor O	N	
PU00	Port P00 pull-up transistor	0	Pull-up transistor O	FF	
P000	control bit	1	Pull-up transistor O	N	

	Pull-up control register PU1	at reset : 00002		•	R/W [APU1/ [PU1A
PU13	Port P13 pull-up transistor	0	Pull-up transistor O	FF	
P013	control bit	1	Pull-up transistor O	Ν	
DUIA	Port P12 pull-up transistor	0	Pull-up transistor O	FF	
PU12	control bit	1	Pull-up transistor O	Ν	
	Port P11 pull-up transistor	0 Pull-up transistor OFF			
PU11	control bit	1	Pull-up transistor O	N	
PU10	Port P10 pull-up transistor	0	Pull-up transistor O	FF	
P010	control bit	1	Pull-up transistor O	N	

Interrupt control register I1 a		at	reset : 00002	at power down : state retained	R/W TAI1/TI1A
113	INT pin input control bit (Note 2)	0	INT pin input disab	bled	
115		1	INT pin input enab	led	
112	Interrupt valid waveform for INT pin/	0	Falling waveform/" instruction)	L" level ("L" level is recognized with	the SNZI0
112	return level selection bit (Note 2)	1	Rising waveform/" instruction)	H" level ("H" level is recognized with	n the SNZI0
I1 1	INIT ain adap dataption airquit control bit	0	One-sided edge de	etected	
111	INT pin edge detection circuit control bit	1	Both edges detect	ed	
110	INT pin Timer 1 count start synchronous	0	Timer 1 count star	t synchronous circuit not selected	
110	circuit selection bit	1 Timer 1 count start synchronous circuit selected			

Notes 1: "R" represents read enabled, and "W" represents write enabled. 2: When the contents of I12 and I13 are changed, the external interrupt request flag (EXF0) may be set.



CLOCK CONTROL

- The clock control circuit consists of the following circuits.
- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 45 shows the structure of the clock control circuit.

The 4553 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the main clock (f(XIN)) of the 4553 Group.

The quartz-crystal oscillator can be used for sub-clock (f(XCIN)).




Fig. 45 Clock control circuit structure



(1) On-chip oscillator operation

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(2) Main clock generating circuit (f(XIN))

When the MCU operates by the ceramic resonator or the RC oscillator as the main clock (f(X|N)).

After system is released from reset, the ceramic oscillation is valid for main clock.

The ceramic oscillation is invalid and the RC oscillation circuit is valid with the CRCK instruction.

The CRCK instruction can be executed only once.

Execute the CRCK instruction in the initial setting routine (executing it in address 0 in page 0 is recommended).

When the main clock (f(XIN)) is not used, connect XIN pin to VSs and leave XOUT pin open, and do not execute the CRCK instruction (Figure 47).

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance.

A feedback resistor is built in between pins XIN and XOUT (Figure 48). Do not execute the CRCK instruction in program.

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 49).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 46 Switch to ceramic resonance/RC oscillation




Fig. 47 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 48 Ceramic resonator external circuit




Fig. 49 External RC oscillation circuit



(5) External clock

When the external clock signal is used as the main clock (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. (Figure 50). Do not execute the CRCK instruction.

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down mode (POF and POF2 instructions) cannot be used when using the external clock.

(6) Sub-clock generating circuit f(XCIN)

Sub-clock signal f(XCIN) is obtained by externally connecting a quartz-crystal oscillator. Connect this external circuit and a quartz-crystal oscillator to pins XCIN and XCOUT at the shortest distance. A feedback resistor is built in between pins XCIN and XCOUT (Figure 51). XCIN pin and XCOUT pin are also used as ports D6 and D7, respectively. The sub-clock oscillation circuit is invalid and the function of ports D6 and D7 are valid by setting bit 2 of register RG to "1".

When sub-clock, ports D6 and D7 are not used, connect XCIN/D6 to Vss and leave XCOUT/D7 open.

(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(8) Clock control register RG

Table 18 Clock control registers

Register RG controls the start/stop of each oscillation circuit. Set the contents of this register through register A with the TRGA instruction.

M34553 XIN XOUT External oscillation circuit

Fig. 50 External clock input circuit




Fig. 51 External quartz-crystal circuit

ROM ORDERING METHOD

Mask ROM Order Confirmation Form*
 Mark Specification Form*
 Data to be written to ROM...one floppy disk.

* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).

R/W Clock control register MR at reset : 11002 TAMR/ at power down : state retained TMRA MR3 MR2 Operation mode MR3 0 0 Through mode Operation mode selection bits 0 1 Frequency divided by 2 mode 1 0 Frequency divided by 4 mode MR2 1 1 Frequency divided by 8 mode MR1 MR₀ System clock MR3 0 0 f(RING) System clock selection bits (Note 2) 0 1 f(XIN) 1 0 f(XCIN) MR2 1 1 Not available (Note 3)

Clock control register RG		at	t reset : 0002	at power down : state retained	W TRGA
RG ₂	RG2 Sub-clock (f(XCIN)) control bit (Note 4) 0 1 1		Sub-clock (f(XCIN))	oscillation available, ports D6 and D	D7 not selected
			Sub-clock (f(XCIN))	oscillation stop, ports D6 and D7 se	lected
	Main-clock (f(XIN)) control bit (Note 4)		Main clock (f(XIN))	oscillation available	
RG1			Main clock (f(XIN))	oscillation stop	
	On-chip oscillator (f(RING)) control bit		On-chip oscillator (f	(RING)) oscillation available	
RG0	(Note 4)	1	On-chip oscillator (f	(RING)) oscillation stop	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: The stopped clock cannot be selected for system clock

3: "11" cannot be set to the low-order 2 bits (MR1, MR0) of register MR.

4: The oscillation circuit selected for system clock cannot be stopped.



LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 $\mu\text{F})$ between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and

• use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

③Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

5 Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

6 Timer count source

Stop timer 1, 2 and LC counting to change its count source.

⑦ Reading the count value

Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.

Writing to the timer

Stop timer 1, 2 or LC counting and then execute the data write instruction (T1AB, T2AB, TLCA) to write its data.

Writing to reload register R1, R2H

When writing data to reload register R1, reload register R2H while timer 1 or timer 2 is operating, avoid a timing when timer 1 or timer 2 underflows.

[®]Timer 2

Avoid a timing when timer 2 underflows to stop timer 2 at PWM output function used.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R2H.

10 Timer 3

Stop timer 3 counting to change its count source.

¹²Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.

⁽³⁾Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down state, and stop the watchdog timer function.
- When the watchdog timer function and power down function are used at the same time, execute the WRST instruction before system enters into the power down state and initialize the flag WDF1.

Multifunction

• Be careful that the output of port D5 can be used even when INT pin is selected.

The threshold value is different between port D5 and INT. Accordingly, be careful when the input of both is used.

• Be careful that the "H" output of port C can be used even when output of CNTR pin are selected.

[®]Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.



16 D5/INT pin

• Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 52⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 52⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 52⁽³⁾).

:			
LA	4	; (XXX02)	
TV1A		; The SNZ0 instruction is valid①	
LA	8	; (1XXX2)	
TI1A		; Control of INT pin input is changed	
NOP			
SNZ0		; The SNZ0 instruction is executed	
		(EXF0 flag cleared)	
NOP			
:			
x :	these b	bits are not used here.	

Fig. 52 External 0 interrupt program example-1

• Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of INT pin is not used (register K20 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 53①).

:	
LA 0	; (00 XX 2)
TI1A	; Input of INT disabled
DI	
EPOF	
POF2	; RAM back-up
:	
X : thes	se bits are not used here.

Fig. 53 External 0 interrupt program example-2

Note on bit 2 of register I1

When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 54⁽¹⁾) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 54@). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 54@).

:		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid
LA	12	
TI1A		; Interrupt valid waveform is changed
NOP		
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		3
:		
•		
X :	these b	bits are not used here.

Fig. 54 External 0 interrupt program example-3



POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the power down state.

Note that system cannot enter the power down state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

18 Power-on reset

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

Voltage drop detection circuit (only in H version)

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 55);

supply voltage does not fall below to VRST⁻, and

its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST⁻ and re-goes up after that.




Fig. 55 VDD and VRST

Clock control

Execute the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). The oscillation circuit by the CRCK instruction can be selected only once.

1 On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

@External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the power down mode (POF and POF2 instructions) cannot be used.

Difference between Mask ROM version and One Time PROM version Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, built-

in ROM, and a layout pattern. • a characteristic value

- a margin of operation
- the amount of noise-proof
- noise radiation, etc.,

Accordingly, be careful of them when swithcing.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



CONTROL REGISTERS

	Interrupt control register V1		reset : 00002	at power down : 00002	R/W TAV1/TV1A	
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)		
V13		1	Interrupt enabled (SNZT2 instruction is invalid)		
V12	V12 Timer 1 interrupt enable bit	0	0 Interrupt disabled (SNZT1 instruction is valid)			
V12		1	Interrupt enabled (SNZT1 instruction is invalid)			
V11	Not used	0	01This bit has no function, but read/write is enabled.			
VII		1				
V10		0	Interrupt disabled (SNZ0 instruction is valid)			
V 10	External 0 interrupt enable bit	1	Interrupt enabled (

	Interrupt control register V2		reset : 00002	at power down : 00002	R/W TAV2/TV2A	
V23	V23 Not used		This bit has no fun	This bit has no function, but read/write is enabled.		
VZ3		1		otion, but road, write is chabled.		
1/20	V22 Not used	0	This bit has no function, but read/write is enabled.			
V22	Not used	1				
1/0.	Not used	0	This hit has no fun	This bit has no function, but read/write is enabled.		
V21		1		clion, but read/write is enabled.		
1/05	Timer 3 interrupt enable bit	0	Interrupt disabled ((SNZT3 instruction is valid)		
V20		1	Interrupt enabled (SNZT3 instruction is invalid)		

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A
113	Ito INT nin input control hit (Note 2)		INT pin input disab	led	
113	I13 INT pin input control bit (Note 2)	1	INT pin input enab	led	
	Interrupt valid waveform for INT pin/	0	Falling waveform/" instruction)	L" level ("L" level is recognized with	the SNZI0
l12	return level selection bit (Note 3)	1	Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction)		
11.4	INT his adre detection circuit control hit	0	One-sided edge detected		
11	INT pin edge detection circuit control bit	1	Both edges detected		
110	INT pin Timer 1 count start synchronous	0	Timer 1 count start	synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start synchronous circuit selected		

	Clock control register MR		at reset : 11002		at power down : state retained TAMR/ TMRA	
		MR3	MR2		Operation mode	
MR3		0	0	Through mode		
	Operation mode selection bits	0	1	Frequency divided I	by 2 mode	
MR2		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided by 8 mode		
		MR1	MR0		System clock	
MR3		0	0	f(RING)		
	System clock selection bits (Note 3)	0	1	f(XIN)		
MR2		1	0	f(XCIN)		
		1	1	Not available (Note	4)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag (EXF0) may be set.

3: The stopped clock cannot be selected for system clock. 4: "11" cannot be set to the low-order 2 bits (MR1, MR0) of register MR.



Clock control register RG		at reset : 0002		at power down : state retained	W TRGA	
RG2 Sub-clock (f(XCIN)) control bit (Note 2)		0	Sub-clock (f(XCIN))	oscillation available, ports D6 and D	D7 not selected	
1102		1	Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected			
	Main-clock (f(XIN)) control bit (Note 2)	0	Main clock (f(XIN)) oscillation available			
RG1		1	Main clock (f(XIN)) oscillation stop			
	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation available			
RG0	(Note 2)	1	On-chip oscillator (f	(f(RING)) oscillation stop		

Timer control register PA		at reset : 02		at power down : 02	W TPAA
PAo	Prescaler control bit	0	Stop (state initialized	ed)	
FAU	PA0 Prescaler control bit		Operating		

	Timer control register W1		at	reset : 00002	at power down : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	()	Timer 1 count auto-stop circuit not selected		
	bit (Note 3)	· ·	1	Timer 1 count auto	-stop circuit selected	
W12	W10)	Stop (state retaine	d)	
VVIZ	Timer 1 control bit	1		Operating		
		W11	W10	10 Count source		
W11		0	0	PWM signal (PWM	OUT)	
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)		
W10	W10 (Note 4)	1	0	Timer 3 underflow signal (T3UDF)		
		1	1	CNTR input		

	Timer control register W2		reset : 00002	at power down : 00002	R/W TAW2/TW2A		
W23	W23 CNTR pin output control bit	0	CNTR pin output ir	nvalid			
1125		1	CNTR pin output v	alid			
W22	W/20 PWM signal interrupt valid waveform/	0	PWM signal "H" interval expansion function invalid				
VV ZZ	return level selection bit	1	PWM signal "H" int	PWM signal "H" interval expansion function valid			
W21	Timer O control bit	0	Stop (state retaine	Stop (state retained)			
VVZI	Timer 2 control bit	1	Operating				
W20	Timer O count comise colorities hit	0	XIN input				
VV20	Timer 2 count soruce selection bit	1	Prescaler output (ORCLK)/2 signal output				

	Timer control register W3		at	reset : 00002	at power down : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	0)	XCIN input		
	bit	1		Prescaler output (C	DRCLK)	
W32		0		Stop (Initial state)		
VV32	Timer 3 control bit	1	1	Operating		
		W31	W30		Count source	
W31	Times 2 count course coloction hits	0	0	Underflow occurs every 8192 counts		
	Timer 3 count source selection bits	0	1	Underflow occurs every 16384 counts		
W30		1	0	Underflow occurs every 32768 counts		
		1	1	Underflow occurs every 65536 counts		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: The oscillation circuit selected for system clock cannot be stopped.

3: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
4: Port C output is invalid when CNTR input is selected for the timer 1 count source.



Timer control register W4		at reset : 00002		at power down : state retained	R/W TAW4/TW4A	
W43	W43 Timer LC control bit		Stop (state retained	d)		
VV - 3		1	Operating			
W42	W42 Timer LC count source selection bit	0	Bit 4 (T34) of timer 3			
VV 42	Timer Lo count source selection bit	1	System clock (STCK)			
W41	CNTR output auto-control circuit	0	CNTR output auto-control circuit not selected			
VV41	selection bit	1	1 CNTR output auto-control circuit select			
W40		0	Falling edge			
vv40	CNTR pin input count edge selection bit	1	Rising edge			

LCD control register L1		at reset : 00002			at power down : state retained		R/W TAL1/TL1A
L13	Internal dividing resistor for LCD power	()	2r X 3, 2r X 2			
L13	supply selection bit (Note 2)	1 r X 3, r X 2		r X 3, r X 2	r X 3, r X 2		
L12		0		Stop			
	LCD control bit	·	1	Operating			
		L11	L10	Duty		Bias	i
L11		0	0		Not av	ailable	
	LCD duty and bias selection bits	0	1	1/2		1/2	
L10		1	0	1/3		1/3	
L 10		1	1	1/4		1/3	

	LCD control register L2	at reset : 00002		at power down : state retained	W TL2A
1.20	L23 SEG0/VLC3 pin function switch bit (Note 3)	0	SEG0		
LZS		1	VLC3		
L22		0	SEG1		
LZ2	SEG1/VLC2 pin function switch bit (Note 4)	1	VLC2		
1.24	$SEC_{2}/4$ of pip function switch bit (Note 4)	0	SEG2		
L21	SEG2/VLC1 pin function switch bit (Note 4)	1	VLC1		
L20	Internal dividing resistor for LCD power	0	0 Internal dividing resistor valid		
L20	supply control bit	1	Internal dividing res	sistor invalid	

	LCD control register L3	at reset : 11112		at power down : state retained	W TL3A
1.20	L33 P23/SEG20 pin function switch bit	0	SEG20		
L33		1	P23		
L32	P22/SEG10 pin function switch hit	0	SEG19		
LJZ	P22/SEG19 pin function switch bit	1	P22		
L31	P21/SEG18 pin function switch bit	0	SEG18		
LOT		1	P21		
1.20	P20/SEC17 pip function switch hit	0	SEG17		
L30		P20/SEG17 pin function switch bit			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.
3: VLC3 is connected to VDD internally when SEG0 pin is selected.

4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.





LCD control register C1		at reset : 11112		at power down : state retained	W TC1A
C13	C13 P03/SEG24 pin function switch bit	0	SEG24	·	
013		1	P03		
C12	P02/SEG23 pin function switch bit	0	SEG23		
012		1	P02		
C11	P01/SEG22 pin function switch bit	0	SEG22		
CII	F01/SEG22 pin function switch bit	1	P01		
C10	P00/SEG21 pin function switch bit	0	SEG21		
010		1	P00		

	LCD control register C2		t reset : 11112	at power down : state retained	W TC2A
C22	C23 P13/SEG28 pin function switch bit	0	SEG28		
023		1	P13		
C22	P12/SEG27 pin function switch bit	0	SEG27		
022		1	P12		
C21	P11/SEG26 pin function switch bit	0	SEG26		
021	F 173E G26 pin function switch bit	1	P11		
C20	P10/SEG25 pin function switch bit	0	SEG25		
020	F 10/3EG25 pin runction switch bit	1	P10		

	Pull-up control register PU0		reset : 00002	at power down : state retained	R/W TAPU0/ TPU0A	
PU03	Port P03 pull-up transistor	0	Pull-up transistor O	FF		
P003	control bit	1	Pull-up transistor O	N		
PU02	Port P02 pull-up transistor	0 Pull-up transistor OFF				
P002	control bit	1	1 Pull-up transistor ON			
DU0.	Port P01 pull-up transistor	0	Pull-up transistor OFF			
P001	PU01 control bit		Pull-up transistor O	N		
DUOS	Port P00 pull-up transistor	0 Pull-up transistor OFF				
PU00	control bit	1	Pull-up transistor O	N		

	Pull-up control register PU1		reset : 00002	at power down : state retained	R/W TAPU1/ TPU1A
PU13	Port P13 pull-up transistor	0	Pull-up transistor O	FF	
PU13	control bit	1	Pull-up transistor O	N	
PU12	Port P12 pull-up transistor	0	Pull-up transistor OFF		
PUI2	control bit	1 Pull-up transistor ON		N	
PU11	Port P11 pull-up transistor	0	Pull-up transistor O	FF	
PUT	control bit	1	Pull-up transistor ON		
PU10	Port P10 pull-up transistor	0	0 Pull-up transistor OFF		
F010	control bit	1	Pull-up transistor O	N	

Note: "W" represents write enabled.



Por	t output structure control register FR0	at reset : 00002		at power down : state retained	W TFR0A	
FR03	Ports P12, P13 output structure selection	0	N-channel open-dra	ain output		
FR03	bit	1	CMOS output			
FR02	Ports P10, P11 output structure selection	0	0 N-channel open-drain output			
FR02	bit	1	CMOS output			
FR01	Ports P02, P03 output structure selection	0	N-channel open-dra	ain output		
FR01	bit	1	CMOS output			
FR00	Ports P00, P01 output structure selection	0	N-channel open-dra	ain output		
FR00	bit	1	CMOS output			

Por	t output structure control register FR1	at reset : 00002		at power down : state retained	W TFR1A	
	FR13 Port D3 output structure selection bit	0	N-channel open-dra	ain output		
FR13		1	CMOS output			
		0	0 N-channel open-drain output			
FR12	Port D2 output structure selection bit	1	CMOS output			
FR11	Dant De autout atmusture calentian hit	0	N-channel open-drain output			
	Port D1 output structure selection bit	1	CMOS output			
	Dant Da autout atmenture calentian, kit	0	N-channel open-drain output			
FR10	Port Do output structure selection bit	1	CMOS output			

Por	t output structure control register FR2	at	reset : 00002	at power down : state retained	W TFR2A	
FR23	Darte D20 D20 output atructure coloction bit	0	N-channel open-dra	ain output		
FRZ3	Ports P22, P23 output structure selection bit	1	CMOS output			
FR22	FD0. Deste D0. D0. esteral structure school in hit	0	N-channel open-drain output			
FR22	Ports P20, P21 output structure selection bit	1	CMOS output			
FR21	Dest De externi etmostrue celestice, hit	0	N-channel open-drain output			
FR21	Port D5 output structure selection bit	1	CMOS output	CMOS output		
ED 20	Part D4 output atrusture colection, bit	0	N-channel open-drain output			
FR20	Port D4 output structure selection bit	1	CMOS output			

Note: "W" represents write enabled.



	Key-on wakeup control register K0		reset : 00002	at power down : state retained	R/W TAK0/ TK0A
K03	Port P12, P13 key-on wakeup	0	Key-on wakeup not	used	
K03	control bit	1	Key-on wakeup use	ed	
K02	Port P10, P11 key-on wakeup	0	Key-on wakeup not used		
K02	control bit	1 Key-on wakeup used		ed	
K01	Port P02, P03 key-on wakeup	0	Key-on wakeup not	used	
K01	control bit	1	Key-on wakeup used		
K00	Port P00, P01 key-on wakeup		Key-on wakeup not	used	
K00	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K1		reset : 00002	at power down : state retained	R/W TAK1/ TK1A	
K13		0	Returned by edge			
K13	Ports P12, P13 return condition selection bit	1	Returned by level			
K12	Ports P12, P13 valid waveform/level	0 Falling waveform/"L" level				
K12	selection bit	1	Rising waveform/"H	l" level		
1/14	Deste D4a, D4a estare en differencia destina bit	0	Returned by edge			
K11	Ports P10, P11 return condition selection bit	1	Returned by level			
K10	Ports P10, P11 valid waveform/level	0	0 Falling waveform/"L" level			
K10	selection bit	1	Rising waveform/"H" level			

	Key-on wakeup control register K2		reset : 00002	at power down : state retained	R/W TAK2/ TK2A	
K22	K23 Not used	0	This bit has no function, but read/write is enabled.			
1123		1				
K20	K22 Not used	0	This bit has no function, but read/write is enabled.			
NZ2		1				
K21	INIT his return condition coloction hit	0	Returned by level			
N Z1	INT pin return condition selection bit	1	Returned by edge	Returned by edge		
K20	INT pin key-on wakeup control bit	0	Key-on wakeup invalid			
1\20		1	Key-on wakeup vali	id		

Note: "R" represents read enabled, and "W" represents write enabled.



INSTRUCTIONS

The 4553 Group has the 124 (123) instructions. Each instruction is described as follows;

(1) Index list of instruction function

(2) Machine instructions (index by alphabet)

(3) Machine instructions (index by function)

(4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
4	Register A (4 bits)	PS	Prescaler
3	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
=	Register E (8 bits)	ТЗ	Timer 3
/1	Interrupt control register V1 (4 bits)	TLC	Timer LC
/2	Interrupt control register V2 (4 bits)	T1F	Timer 1 interrupt request flag
1	Interrupt control register I1 (4 bits)	T2F	Timer 2 interrupt request flag
MR	Clock control register MR (4 bits)	T3F	Timer 3 interrupt request flag
RG	Clock control register RG (3 bits)	WDF1	Watchdog timer flag
PA	Timer control register PA (1 bit)	WEF	Watchdog timer enable flag
V1	Timer control register W1 (4 bits)	INTE	Interrupt enable flag
N2	Timer control register W2 (4 bits)	EXF0	External 0 interrupt request flag
V3	Timer control register W3 (4 bits)	P	Power down flag
V4	Timer control register W4 (4 bits)		
_1	LCD control register L1 (4 bits)	D	Port D (8 bits)
_2	LCD control register L2 (4 bits)	P0	Port P0 (4 bits)
_3	LCD control register L3 (4 bits)	P1	Port P1 (4 bits)
_3 C1	LCD control register C1 (4 bits)	P2	,
22	S ()	C	Port P2 (4 bits)
22 PU0	LCD control register C2 (4 bits) Pull-up control register PU0 (4 bits)	C	Port C (1 bit)
			Llovede simel verieble
PU1	Pull-up control register PU1 (4 bits)	x	Hexadecimal variable
R0	Port output format control register FR0 (4 bits)	У	Hexadecimal variable
R1	Port output format control register FR1 (4 bits)	z	Hexadecimal variable
FR2	Port output format control register FR2 (4 bits)	р	Hexadecimal variable
<0	Key-on wakeup control register K0 (4 bits)	n	Hexadecimal constant
<1 (1	Key-on wakeup control register K1 (4 bits)	1	Hexadecimal constant
<2	Key-on wakeup control register K2 (4 bits)	J	Hexadecimal constant
X	Register X (4 bits)	A3A2A1A0	Binary notation of hexadecimal variable A
(Register Y (4 bits)		(same for others)
2	Register Z (2 bits)		
DP	Data pointer (10 bits)	\leftarrow	Direction of data movement
	(It consists of registers X, Y, and Z)	\leftrightarrow	Data exchange between a register and memory
PC .	Program counter (14 bits)	?	Decision of state shown before "?"
РСн	High-order 7 bits of program counter	()	Contents of registers and memories
PCL	Low-order 7 bits of program counter	—	Negate, Flag unchanged after executing instruction
SK	Stack register (14 bits X 8)	M(DP)	RAM address pointed by the data pointer
SP	Stack pointer (3 bits)	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
CY	Carry flag	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
JPTF	High-order bit reference enable flag		in page p5 p4 p3 p2 p1 p0
RPS	Prescaler reload register (8 bits)	C +	Hex. C + Hex. number x
٦1	Timer 1 reload register (8 bits)	X	
3	Timer 3 reload register (8 bits)		
R2L	Timer 2 reload register (8 bits)		
R2H	Timer 2 reload register (8 bits)		
RLC	Timer LC reload register (4 bits)		

Note : Some instructions of the 4553 Group has the skip function to unexecute the next described instruction. The 4553 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page		Group- ing	Mnemonic	Function	Page
	ТАВ	$(A) \leftarrow (B)$	88, 104		-	XAMI j	$(A) \leftarrow \to (M(DP))$	103, 104
				RAM to register transfer		$(X) \leftarrow (X) EXOR(j)$		
	ТВА	$(B) \leftarrow (A)$	95, 104		tran		j = 0 to 15	
	TAY	$(A) \leftarrow (Y)$	94, 104		ster		$(Y) \leftarrow (Y) + 1$	
			,		regi	тма ј	$(M(DP)) \leftarrow (A)$	99, 104
	ΤΥΑ	$(Y) \gets (A)$	102, 104		A to		$(X) \leftarrow (X) EXOR(j)$	
	TEAD		96, 104		RAN		j = 0 to 15	
5	TEAB	(E7–E4) ← (B) (E3–E0) ← (A)	90, 104			LA n	(A) ← n	78, 106
insfe							$(A) \leftarrow H$ n = 0 to 15	76, 100
er tra	ТАВЕ	(B) ← (E7–E4)	89, 104					
giste		(A) ← (E3–E0)				ТАВР р	$(SP) \leftarrow (SP) + 1$	89, 106
Register to register transfer	TDA	(DR2–DR0) ← (A2–A0)	96, 104				(SK(SP)) ← (PC) (РСн) ← р (Note)	
ter t		$(DR2 - DR0) \leftarrow (R2 - R0)$	55, 104				$(PCL) \leftarrow (DR2-DR0, A3-A0)$ at $(UPTF) = 0$	
egis	TAD	$(A_2-A_0) \leftarrow (DR_2-DR_0)$	90, 104				$(B) \leftarrow (ROM(PC))7-4$	
2		(A3) ← 0					$(A) \leftarrow (ROM(PC))_{3-0}$ at (UPTF) = 1	
	T A Z	$(\Lambda (\Lambda c)) = (\overline{2} (\overline{2} c))$	95, 104				(DR2) ← (0) (DR1, DR0) ← (ROM(PC))9, 8	
	TAZ	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$	35, 104				$(B) \leftarrow (ROM(PC))_{7-4}$	
		(113, 112) (0					$(A) \leftarrow (ROM(PC))_{3-0}$ $(PC) \leftarrow (SK(SP))$	
	ТАХ	$(A) \leftarrow (X)$	94, 104				$(SP) \leftarrow (SP) - 1$	
	TASP		92, 104			АМ	$(A) \leftarrow (A) + (M(DP))$	73, 106
	TASP	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$	02, 101					
					tion	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	73, 106
	LXY x, y	$(X) \leftarrow x x = 0 \text{ to } 15$	78, 104		bera		$(CY) \leftarrow Carry$	
S		$(Y) \leftarrow y y = 0 \text{ to } 15$			ic of	An	(A) ← (A) + n	73, 106
esse	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	79, 104		Arithmet		n = 0 to 15	
RAM addresses								
Me	INY	$(Y) \gets (Y) + 1$	78, 104			AND	$(A) \leftarrow (A) AND (M(DP))$	73, 106
L S			76, 104			OR	(A) ← (A) OR (M(DP))	80, 106
	DEY	$(Y) \leftarrow (Y) - 1$	70, 104					00,100
	TAM j	$(A) \leftarrow (M(DP))$	91, 104			sc	(CY) ← 1	83, 106
		$(X) \leftarrow (X) EXOR(j)$						
5		j = 0 to 15				RC	$(CY) \leftarrow 0$	81, 106
AM to register transfer			103, 104			SZC	(CY) = 0 ?	87, 106
er tra	XAM j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array}$,					,
giste		j = 0 to 15				СМА	$(A) \leftarrow (A)$	75, 106
to re			102 104				I→CA3A3A1A0	01 100
AM	XAMD j	$(A) \leftarrow \to (M(DP))$	103, 104			RAR		81, 106
2 2		$(X) \leftarrow (X) EXOR(j)$ j = 0 to 15						
		$J = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$						

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.



INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page	ing	Mnemonic	Function	Page
Bit operation	SB j	(Mj(DP)) ← 1 j = 0 to 3	83, 106		DI	(INTE) ← 0	76, 110
	RB j	(Mj(DP)) ← 0 j = 0 to 3	81, 106		EI SNZ0	$(INTE) \leftarrow 1$ V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) $\leftarrow 0$	77, 110
	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	87, 106	-	SNZ10	V10 = 1: NOP	85, 110
rison tion	SEAM	(A) = (M(DP)) ?	84, 106	peration		112 = 0 : (INT) = "L" ?	
Comparison operation	SEA n	(A) = n ? n = 0 to 15	84, 106	Interrupt operation	TAV1	$(A) \leftarrow (V1)$	93, 110
	Ва	(PC∟) ← a6–a0	74, 108	Inte	TV1A	$(V1) \leftarrow (A)$	101, 11
ration	BL p, a	(РСн) ← р	74, 108		TAV2	$(A) \leftarrow (V2)$	93, 110
Branch operation		(PCL) ← a6–a0			TV2A	$(V2) \leftarrow (A)$	101, 11
Brand	BLA p	(PCH) ← p (PCL) ← (DR2–DR0, A3–A0)	74, 108		TAI1	(A) ← (I1)	90, 110
	BM a	(SP) ← (SP) + 1	74, 108		TI1A	(I1) ← (A)	97, 110
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$,		TPAA	$(PA) \leftarrow (A)$	99, 112
c		$(PCL) \leftarrow a6-a0$			TAW1	(A) ← (W1)	93, 112
Subroutine operation	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	75, 108		TW1A	(W1) ← (A)	101, 11
outine o		(PCH) ← p (PCL) ← a6–a0			TAW2	$(A) \leftarrow (W2)$	93, 112
Subr	BMLA p	$(SP) \leftarrow (SP) + 1$	75, 108		TW2A	(W2) ← (A)	102, 11
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$		tion	TAW3	$(A) \leftarrow (W3)$	94, 112
		$(PCL) \leftarrow (DR2-DR0, A3-A0)$		Timer operation	TW3A	(W3) ← (A)	102, 11
ł	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	82, 108	Timer	TAW4	$(A) \leftarrow (W4)$	94, 112
	RT	(PC) ← (SK(SP))	82, 108		TW4A	(W4) ← (A)	102, 11
		$(SP) \leftarrow (SP) - 1$			TABPS	$(B) \leftarrow (TPS7-TPS4)$ $(A) \leftarrow (TPS3-TPS0)$	90, 112
	RTS	(PC) ← (SK(SP)) (SP) ← (SP) − 1	82, 108		TPSAB	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$	100, 11

p is 0 to 63 for M34553M8/M8H/G8/G8H.



INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page		roup- ing	Mnemonic	Function	Page
	TAB1	(B) ← (T17−T14)	89, 112		Ŭ	CLD	(D) ← 1	75, 114
		(A) ← (T13–T10)				RD	(D(Y)) ← 0	00 114
	T1AB	(R17–R14) ← (B)	87, 112				$(D(1)) \leftarrow 0$ (Y) = 0 to 7	82, 114
		(T17−T14) ← (B)						
		(R13–R10) ← (A)				SD	(D(Y)) ← 1	84, 114
		(T13–T10) ← (A)					(Y) = 0 to 7	
	TAB2	(B) ← (T27–T24)	89, 112			SZD	(D(Y)) = 0 ?	87, 114
		(A) ← (T23–T20)					(Y) = 0 to 7	
	T2AB	(R27–R24) ← (B)	88, 112			RCP	(C) ← 0	81, 114
		(T27−T24) ← (B)				-		
		$(R23-R20) \leftarrow (A)$				SCP	$(C) \leftarrow 1$	83, 114
		(T23−T20) ← (A)				TAPU0	(A) ← (PU0)	92, 114
	T2HAB	$(R2H7\text{-}R2H4) \leftarrow (B)$	88, 112					- ,
tion		$(R2H3\text{-}R2H0) \leftarrow (A)$			Input/Output operation	TPU0A	$(PU0) \leftarrow (A)$	100, 114
Timer operation	TR1AB	(R17–R14) ← (B)	100, 112		oper	TAPU1	(A) ← (PU1)	92, 114
ner o		(R13–R10) ← (A)			ıtput			
Ti	T2R2L	(T27–T24) ← (R2L7–R2L4)	88, 112		ut/OL	TPU1A	(PU1) ← (A)	100, 114
		$(T23-T20) \leftarrow (R2L3-R2L0)$	00, 112		Inpu	ТАКО	$(A) \leftarrow (K0)$	90, 114
	TI 0 4		00 440			тиол		07.444
	TLCA	$(LC) \leftarrow (A)$ $(RLC) \leftarrow (A)$	99, 112			TK0A	(K0) ← (A)	97, 114
						TAK1	(A) ← (K1)	91, 114
	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0	85, 112			TK1A	(K1) ← (A)	97, 114
		V12 = 1: NOP						57, 114
	0.1770					TAK2	(A) ← (K2)	91, 114
	SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) \leftarrow 0	85, 112			TK2A	(K2) ← (A)	98, 114
		V13 = 1: NOP						
	CNIZTO		00 440			TFR0A	$(FR0) \leftarrow (A)$	96, 114
	SNZT3	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0	86, 112			TFR1A	(FR1) ← (A)	96, 114
		V20 = 1: NOP						
	IAP0	(A) ← (P0)	77, 114			TFR2A	(FR2) ← (A)	97, 114
		· / · · · · · ·	,			CRCK	RC oscillator selected	76, 116
ttion	OP0A	(P0) ← (A)	79, 114					02.440
pera	IAP1	(A) ← (P1)	77, 114		ion	TAMR	(A) ← (MR)	92, 116
Input/Output operation			·	Clock operation	perat	TMRA	$(MR) \leftarrow (A)$	99, 116
t/Out	OP1A	(P1) ← (A)	79, 114		ck o	TRGA	(RG) ← (A)	101, 116
Input	IAP2	(A) ← (P2)	78, 114		Clo			101, 110
	OP2A	(P2) ← (A)	80, 114					



Group- ing	Mnemonic	Function	Page
	TAL1	(A) ← (L1)	91, 116
	TL1A	(L1) ← (A)	98, 116
sration	TL2A	(L2) ← (A)	98, 116
LCD operation	TL3A	(L3) ← (A)	98, 116
Ľ	TC1A	(C1) ← (A)	95, 116
	TC2A	$(C2) \leftarrow (A)$	95, 116
	NOP	(PC) ← (PC) + 1	79, 116
	POF	Transition to clock operating mode	80, 116
	POF2	Transition to RAM back-up mode	80, 116
	EPOF	POF, POF2 instructions valid	77, 116
uo	SNZP	(P) = 1 ?	85, 116
Other operation	DWDT	Stop of watchdog timer function enabled	76, 116
Othe	SRST	System reset	86,116
	WRST	(WDF1) = 1 ? After skipping, (WDF1) \leftarrow 0	103, 116
	RUPT	$(UPTF) \leftarrow 0$	83, 116
	SUPT	(UPTF) ← 1	86, 116
	SVDE (Note)	86, 116	

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Note: The SVDE instruction can be used only for the H version.



MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n	and accumulator)							
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 0 1 1 0 n n n ₂ 0 6 n ₁₆	1	1	_	Overflow = 0			
Operation:	$(A) \leftarrow (A) + n$	Grouping:	Arithmetic	operation				
	n = 0 to 15				the immediate field to			
					a result in register A.			
		The contents of carry flag CY remains unchanged.						
			Skips the	next instru	ction when there is no			
					t of operation.			
					struction when there is			
			overflow a	s the resul	t of operation.			
AM (Add a	ccumulator and Memory)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	$\begin{vmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ \end{vmatrix}$	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation				
		Description: Adds the contents of M(DP) to register A.						
		Stores the result in register A. The contents						
			of carry fla	g CY rema	ins unchanged.			
AMC (Add	accumulator, Memory and Carry)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 0 0 0 1 0 1 1 ₂ 0 0 B ₁₆	words	cycles					
		1	1	0/1	_			
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic	operation				
	$(CY) \leftarrow Carry$	Description: Adds the contents of M(DP) and carry flag						
		CY to register A. Stores the result in						
			ter A and c	arry flag C	·Y.			
	al AND between accumulator and memory)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	i lag O i	Skip condition			
		1	1	_	_			
		Crouning	Arithmetic	onorotion				
Operation:	$(A) \leftarrow (A) AND (M(DP))$	Grouping: Description		· ·	ation between the con-			
		Description			and the contents of			
				-	le result in register A.			
			(_ .), an					



B a (Branch	n to address a)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 1 1 a6 a5 a4 a3 a2 a1 a0 2 1 8 a 11	words	cycles				
		1	1	-	-		
Operation:	$(PCL) \leftarrow a6 \text{ to } a0$	Grouping:	Branch op	eration			
•		Description			: Branches to address		
			a in the ide				
		Note:	Specify the	e branch a	ddress within the page		
			including t	his instruct	ion.		
BL p, a (Bra	anch Long to address a in page p)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 1 1 1 p4 p3 p2 p1 p0 2 0 ^E p 1	words	cycles				
		2	2	-	-		
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 $_2$ 2 $_{+a}^{\mu}$ a $_1$	Grouping:	Branch op	eration			
Operation:	$(PCH) \gets p$	Description			: Branches to address		
	$(PCL) \leftarrow a6 \text{ to } a0$		a in page p				
		Note:	•		553M4/M4H and p is 0		
			to 63 for IV	1345531018/	M8H/G8/G8H.		
DIA m (Dro	rab L and to address (D) + (A) in radio p)						
	nch Long to address (D) + (A) in page p)	Number	Number				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 1 0 0 0 0 ₂ 0 1 0 ₁		2	_			
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p 1						
		Grouping:	Branch op				
Operation:	$(PCH) \gets p$	Description			: Branches to address		
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				2 A1 A0)2 specified by		
		Note:	registers D		553M4/M4H and p is 0		
		NOLE.	•		M8H/G8/G8H.		
				10-10001110/			
BM a (Bran	ch and Mark to address a in page 2)						
Instruction		Number of	Number of	Flag CY	Skip condition		
code		words	cycles				
		6 1	1	-	_		
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Subroutine	e call opera	ation		
•	$(SK(SP)) \leftarrow (PC)$	Description	Description: Call the subroutine in page 2 : Calls the				
	(PCH) ← 2		subroutine at address a in page 2.				
	(PCL) ← a6–a0	Note:			ng from page 2 to an-		
					be called with the BM		
					arts on page 2.		
					the stack because the		
			maximum I	evel of sub	routine nesting is 8.		



MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)
--

BML p, a (Branch and Mark Long to address a in page p)						
Instruction code	D9 D0 0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p 16	Number of words	Number of cycles	Flag CY	Skip condition		
		2	2	-	-		
		Grouping:	Subroutine				
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subroutine at		
	$(SK(SP)) \gets (PC)$		address a				
	$(PCH) \gets p$	Note:	p is 0 to 31 for M34553M4/M4H and p is 0				
	$(PCL) \leftarrow a6-a0$				M8H/G8/G8H.		
		Be careful not to over the stack because maximum level of subroutine nesting is 8					
	ranch and Mark Long to address (D) + (A) in page	<u>'</u>	I	1			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 1 0 0 0 0 2 0 3 0 16	2	2	_			
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p 16		2		_		
		Grouping: Subroutine call operation					
Operation:	$(SP) \leftarrow (SP) + 1$	Description	: Call the su	broutine :	Calls the subroutine at		
	$(SK(SP)) \leftarrow (PC)$		address (DR2 DR1 DR0 A3 A2 A1 A0)				
	$(PCH) \leftarrow p$				nd A in page p.		
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:	p is 0 to 31 for M34553M4/M4H and p is 0 to 63 for M34553M8/M8H/G8/G8H.				
					the stack because the		
					routine nesting is 8.		
	r port D)						
CLD (CLea	• •	Number of	Number of	Flag CY	Chip condition		
code		words	cycles	Flag C f	Skip condition		
Code	0 0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0	1	1	-	_		
Operation:	(D) ← 1	Grouping:	Input/Outp	ut operatio	n		
		Description: Sets (1) to port D.					
CMA (CoM	plement of Accumulator)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 1 1 1 0 0 2 0 1 C ₁₆	words	cycles				
		1	1	-	-		
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation			
		Description	Description: Stores the one's complement for register				
		A's contents in register A.					
		1					



CRCK (Clo	ck select: Rc oscillation ClocK)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 1 1 0 1 1 2 9 B	words 1	cycles 1	_	_	
Operation:	RC oscillation circuit selected	Grouping: Description	Clock cont Clock cont Selects th clock f(XIN	e RC osci	on Ilation circuit for main	
				,.		
	ement register Y)	1	1	1		
Instruction code	D9 D0 0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	(Y) = 15	
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping:	RAM addr			
		Description			contents of register Y.	
					action, when the con-	
				-	15, the next instruction	
		is skipped. When the contents of register Y is not 15, the next instruction is executed.				
			10 1101 10, 1			
DI (Disable	Interrupt)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	0		
	2 16	1	1	-	_	
Operation:	$(INTE) \leftarrow 0$	Grouping:	Interrupt c	ontrol oper	ation	
		Description: Clears (0) to interrupt enable flag INTE, and				
			disables th			
		Note: Interrupt is disabled by executing the DI in-				
			struction a	fter execut	ing 1 machine cycle.	
DWDT (Dis	able WatchDog Timer)	1				
Instruction code	D9 D0 1 0 1 0 0 1 1 1 0 0 2 9 C	Number of words	Number of cycles	Flag CY	Skip condition	
0000		1	1	-	-	
Operation:	Stop of watchdog timer function enabled	Grouping: Other operation				
		Description: Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.				
		1				



EI (Enable	Interrupt)						
Instruction code	D9 D0 D0 0 0 0 1 0 1 0 5 16	Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 0 0 0 0 1 0 1 2 0 0 5 16	1	1	-	_		
Operation:	$(INTE) \leftarrow 1$	Grouping:	Interrupt co	ontrol oper	ation		
•		Description	: Sets (1) to	interrupt	enable flag INTE, and		
		Nata	enables th	•			
		Note:			by executing the EI in- ing 1 machine cycle.		
			on donom d				
	able POF instruction)	i					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 1 0 1 1 0 1 1 ₂ 0 5 B ₁₆	1	1	_			
		I	I	_	-		
Operation:	POF instruction, POF2 instruction valid	Grouping:	Other oper				
		Description			e after POF instruction		
		or POF2 instruction valid by executing the EPOF instruction.					
	t Accumulator from port P0)	1		I			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 0 1 1 0 0 0 0 0 0 ₂ 2 6 0 ₁₆	1	1	_	-		
Operation:	(A) ← (P0)	Grouping:	Input/Outp	out operatio	מט		
•••••					f port P0 to register A.		
		_					
IAP1 (Inpu	t Accumulator from port P1)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 1 0 0 0 1 ₂ 2 6 1 ₁₆	words	cycles				
		1	1	-	_		
Operation:	$(A) \leftarrow (P1)$	Grouping: Input/Output operation					
		Description: Transfers the input of port P1 to register A.					



IAP2 (Input	t Acc	cum	ulate	or fr	om	ро	ort P	2)										1		
Instruction	D9							-		D)		 		_	Number of	Number of	Flag CY	Skip condition	
code	1	0	0	1	1	0	0	0	1	0	2	2	6	2	16	words 1	cycles 1	_	_	
Operation:	(A)	← (F	P2)													Grouping:	Input/Outp		n port P2 to register A.	
INY (INcrer	nent	rec	niste	rY)																
Instruction code	D9	0	0	0	0	1	0	0	1	D()	0	1	3	7	Number of words	Number of cycles	Flag CY	Skip condition	
	Ľ	_	Ŭ	•					<u> </u>		2		•	-	_16	1	1	-	(Y) = 0	
Operation:	(Y)	(۲) →	() + 1													Grouping:	RAM addr	esses		
																Description: Adds 1 to the contents of register Y. As a re- sult of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.				
LA n (Load	n in	Aco	cum	ulate	or)															
Instruction code	D9	0	0	1	1	1	n	n	n	Do		0	7	n	7	Number of words	Number of cycles	Flag CY	Skip condition	
							··	<u> </u>			2				_16	1	1	-	Continuous description	
Operation:	(A)	← n														Grouping:	Arithmetic	operation		
	n =	0 tc	5 15													Description: Loads the value n in the immediate field to				
																	register A.			
																			ions are continuously , only the first LA in-	
																			ited and other LA	
																			continuously are	
																	skipped.		,	
LXY x, y (l	oad	rec	niste	r X a	anc	łΥ	wit	h x	and	Iv)										
Instruction code	D9	-						1	1	D						Number of words	Number of cycles	Flag CY	Skip condition	
code	1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16				1	1	-	Continuous description												
Operation:	(X)	←x	x = (0 to 1	5											Grouping:	RAM addr	esses		
	$(Y) \leftarrow y y = 0 \text{ to } 15$							Description	: Loads the	value x in	the immediate field to									
															register X, and the value y in the imme field to register Y. When the LXY ins tions are continuously coded and exec only the first LXY instruction is exec					
														and other LXY instructions codec						
							ously are		-											



LZ z (Load	register Z with z)					
Instruction		Number of words	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 0 1 0 z1 z0 2 0 4 8 +z 16		cycles			
		1	1	_	-	
Operation:	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	Grouping:	RAM addr			
		Description		value z in	the immediate field to	
			register Z.			
NOP (No C	Peration)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	words	cycles			
		1	1	-	-	
Operation:	(PC) ← (PC) + 1	Grouping:	Other ope	ration		
•		Description	n: No operat	tion; Adds	1 to program counter	
			value, and	others rer	nain unchanged.	
OP0A (Out	put port P0 from Accumulator)	•				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 0 0 0 0 0 0 ₂ 2 2 0 ₁₆	words	cycles			
		1	1	-	-	
Operation:	$(P0) \leftarrow (A)$	Grouping:	Input/Outp	out operation	งท	
		Description: Outputs the contents of register A to port				
			P0.			
OP1A (Out	put port P1 from Accumulator)	•				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 0 0 0 1 ₂ 2 1 ₁₆	words	cycles			
		1	1	-	-	
Operation:	$(P1) \leftarrow (A)$	Grouping:	Input/Outp	out operation	n	
		Description: Outputs the contents of register A to port				
			P1.			
		1				



OP2A (Out	put port P2 from Accumulator)						
Instruction	D9 D0	Number of	Number of cycles	Flag CY	Skip condition		
code	1 0 0 1 0 0 1 0 2 2 2 2 1 1 0 0 1 0 0 1 0 2 2 2 2 2 16	words 1	1	_			
Operation:	$(P2) \leftarrow (A)$	Grouping: Description	Input/Outp				
		Description	P2.	ie comeni	s of register A to port		
OR (logica	I OR between accumulator and memory)	1					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 1 1 1 0 0 1 ₂ 0 1 9 ₁₆	1	1	_	_		
Operation:	$(A) \leftarrow (A) \text{ OR } (M(DP))$	Grouping:	Arithmetic	operation			
		Description		-	tion between the con-		
				-	and the contents of		
			M(DP), and	a stores th	e result in register A.		
POF (Pow Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles	r lag o r			
		1	1	-	_		
Operation:	Transition to clock operating mode	Grouping:	Other oper				
		Description: Puts the system in clock operating mode by					
			-	executing the POF2 instruction after ex- ecuting the EPOF instruction.			
		Note:			n is not executed before		
			-		tion, this instruction is instruction.		
			equivalent				
POF2 (Pov	ver OFf2)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 1 0 0 0 2 0 8 16	words	cycles 1	_			
			I		_		
Operation:	Transition to RAM back-up mode	Grouping: Other operation					
		Description		•	RAM back-up state by 2 instruction after ex-		
			ecuting the				
					n is not executed before		
					ction, this instruction is instruction.		
			1				



RAR (Rota	te Accumulator Right)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 1 0 1 ₂ 0 1 D ₁₆	words 1	cycles 1	0/1		
			•	0,1		
Operation:	\rightarrow CY \rightarrow A3A2A1A0	Grouping:	Arithmetic			
		Description			ontents of register A in-	
				e contents	of carry flag CY to the	
			right.			
RB j (Rese	t Bit)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	r lag O i	Onp condition	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	-	_	
Operation:	(Mj(DP)) ← 0	Grouping:	Bit operati	on		
	j = 0 to 3	Description	: Clears (0)	the conter	its of bit j (bit specified	
				lue j in th	e immediate field) of	
			M(DP).			
RC (Reset	Corry flog)					
-			Number			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 1 1 0 2 0 0 6 16	1	1	0	_	
Operation:	$(CY) \leftarrow 0$	Grouping:	Arithmetic	-		
		Description	: Clears (0)	to carry fla	g CY.	
RCP (Rese	t Port C)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	_		
		1	1	0	-	
Operation:	$(C) \leftarrow 0$	Grouping:	Input/Outp	ut oporatio	<u></u>	
		1				
		Description: Clears (0) to carry flag CY.				



RD (Reset	port D specified by register Y)						
Instruction code	D9 D0 0 0 0 0 0 1 0 1 0 0 0 1 4 (1)	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	_		
Operation:	$(D(Y)) \gets 0$	Grouping:	Input/Outp				
	However, (Y) = 0 to 7	Description	i: Clears (0) ister Y.	to a bit of p	port D specified by reg-		
RT (ReTur	n from subroutine)						
Instruction code	D9 D0 0 0 0 1 0 0 1 0 0 2 0 4 4 16	Number of words	Number of cycles	Flag CY	Skip condition		
		1	2	_	_		
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope				
	$(SP) \leftarrow (SP) - 1$	Description: Returns from subroutine to the routine called the subroutine.					
DTI (DoTu							
Instruction	n from Interrupt) D9 D0	Number of	Number of	Flog CV	Skip condition		
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	Flag CY	Skip condition		
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	aration			
operation.	$(SP) \leftarrow (SP) - 1$				upt service routine to		
			main routir				
					f data pointer (X, Y, Z),		
				•	s, NOP mode status by ption of the LA/LXY in-		
					and register B to the		
			states just	before inte	errupt.		
RTS (ReTu	rn from subroutine and Skip)						
Instruction code	D9 D0 0 0 1 0 0 1 0 1 0 4 5	Number of words	Number of cycles	Flag CY	Skip condition		
ooue	0 0 0 1 0 0 1 0 1 0 1 0 1 1 0 4 5 16	1	2	-	Skip at uncondition		
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration			
	$(SP) \leftarrow (SP) - 1$	Description	Description: Returns from subroutine to the routine				
			called the struction a		, and skips the next in- on.		
		1					



Instruction code Ds Ds Ds Number of values o	RUPT (Res	set UPTF flag)				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					Flag CY	Skip condition
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	code	0 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 0 0			-	-
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Operation:	$(UPTF) \leftarrow 0$	Groupina:	Other oper	ration	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $: Clears (0)	to the hig	h-order bit reference
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SB j (Set B	it)				
Operation: (Mj(DP)) \leftarrow 1 Grouping: Bit operation $j = 0$ to 3 $j = 0$ to 3 Description: Sets (1) the contents of bit j (bit specified bit the value j in the immediate field) of M(DP) SC (Set Carry flag) Instruction D9 D0 Number of vords Number of vords Skip condition code 0 0 0 0 0 1 1 2 0 7 16 Number of vords Skip condition code 0 0 0 0 0 1 1 1 1 $-$ Operation: (CY) $\leftarrow 1$ Grouping: Arithmetic operation Description: Sets (1) to carry flag CY. Skip condition scole 1 1 0 0 1 0 1 0 1 0 1 0 1 1 1 $-$ Scoperation: CY CY 1 1 1 $ -$ operation: $D9$ $D0$ 1 1 1 1 $ -$ <th>Instruction</th> <th>D9 D0</th> <th></th> <th></th> <th>Flag CY</th> <th>Skip condition</th>	Instruction	D9 D0			Flag CY	Skip condition
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			1	1	-	-
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Operation:			: Sets (1) th	e contents	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SC (Set Ca	arry flag)				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Number of	Number of	Elon CV	Skin condition
Operation: $(CY) \leftarrow 1$ Grouping: Arithmetic operation Description:Arithmetic operation Description:SCP (Set Port C)Instruction codeD9 1 0 1 0 0 0 1 1 0 1 2D0 2 8 D 16Number of Number of 1 1 1 1 -Flag CY Skip condition Skip conditionOperation:(C) $\leftarrow 1$ Grouping:Input/Output operation			words	cycles		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			1	1	1	_
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Operation:	$(CY) \leftarrow 1$				CY.
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SCP (Set P	Port C)				
Operation: (C) $\leftarrow 1$ 1 1 - -		1 0 1 0 0 0 1 1 0 1 2 8 D			Flag CY	Skip condition
		2 16	1	1	-	-
	Operation:	(C) ← 1				n



When V10 = 1: This instruction is equiva-

lent to the NOP instruction.

SD (Set po	rt D specified by register Y)						
Instruction code	D9 D0 0 0 0 0 1 0 1 0 1 0 1 5 16	Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 0 0 1 0 1 0 1 2 0 1 0 16	1	1	-	_		
Operation:	$(D(Y)) \leftarrow 1$	Grouping:	Input/Outp	ut operatio	้า		
	(Y) = 0 to 7	Description	n: Sets (1) to ter Y.	a bit of po	rt D specified by regis-		
SEA n (Sk	ip Equal, Accumulator with immediate data n)						
Instruction		Number of	Number of	Flag CY	Skip condition		
code		words	cycles	i lag o i	Chip condition		
		2	2	-	(A) = n		
	0 0 0 1 1 1 n n n n ₂ 0 7 n ₁₆		n = 0 to 15				
Onenetiens		Grouping:	Compariso		on ruction when the con-		
Operation:	(A) = n ? n = 0 to 15	Description	tents of register A is equal to the the immediate field. Executes the next instruction whe tents of register A is not equal to th in the immediate field.				
SEAM (Sk	ip Equal, Accumulator with Memory)						
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 0 1 0 0 1 1 0 2 0 2 0 16	1	1	-	(A) = (M(DP))		
Operation:	(A) = (M(DP)) ?	Grouping: Comparison operation					
		Description:					
SNZ0 (Ski	p if Non Zero condition of external 0 interrupt reques	st flag)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 0 1 1 1 0 0 0 2 0 3 0 16	1	1	-	V10 = 0: (EXF0) = 1		
Operation:	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1)	Grouping: Description	when exte is "1." Afte flag. Whei) = 0 : Skij rnal 0 inter r skipping, n the EXF	os the next instruction rupt request flag EXF0 clears (0) to the EXF0 0 flag is "0," executes		
			the next in	struction.			



SNZIO (Skip	o if Non Zero condition of external 0 Interrupt input					
Instruction code	D9 D0 0 0 0 0 1 1 1 0 1 0 0 0 3 A (a)	Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 0 1 1 1 0 1 0 ₂ 0 3 A ₁₆	1	1	-	I12 = 0 : (INT) = "L" I12 = 1 : (INT) = "H"	
Operation: SNZP (Skip Instruction code	$\begin{array}{c} 112 = 0 : (INT) = "L" ?\\ 112 = 1 : (INT) = "H" ?\\ (112 : bit 2 of the interrupt control register 11)\\ \hline \\ \hline$	Grouping:Interrupt operationDescription:When I12 = 0 : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H." When I12 = 1 : Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H."Number of wordsNumber of cyclesFlag CY Flag CYSkip condition11-(P) = 1				
Operation:	(P) = 1 ?	Grouping: Other operation Description: Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."				
SNZT1 (Sk	ip if Non Zero condition of Timer 1 interrupt request	flag)				
Instruction code	D9 D0 1 0 0 0 0 0 0 0 2 8 0 10	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 1 0 0 0 0 0 0 0 2 2 8 0 16	1	1	-	V12 = 0: (T1F) = 1	
Operation:	V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)	Grouping: Descriptior	Grouping:Timer operationDescription:When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equiva- lent to the NOP instruction.			
SNZT2 (Sk	ip if Non Zero condition of Timer 2 interrupt request	flag)				
Instruction code	D9 D0 1 0 1 0 0 0 0 0 1 2 8 1	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 1 0 0 0 0 0 0 1 2 2 8 1 ₁₆	1	1	-	V13 = 0: (T2F) = 1	
Operation:	V13 = 0: (T2F) = 1 ? After skipping, (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)	Grouping: Descriptior	when time "1." After flag. Wher next instru	s = 0 : Ski er 2 interru skipping, n the T2F f ction. s = 1 : This	ps the next instruction upt request flag T2F is clears (0) to the T2F lag is "0," executes the s instruction is equiva- uction.	



SNZT3 (Sk	ip if Non Zero condition of Timer 3 interrupt request	flag)				
Instruction code	D9 D0 1 0 1 0 0 0 0 1 0 2 8 2 16	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 1 0 0 0 0 0 1 0 2 2 0 2 16	1	1	-	V20 = 0: (T3F) = 1	
Operation:	V20 = 0: (T3F) = 1 ? After skipping, (T3F) \leftarrow 0 V20 = 1: SNZT3 = NOP (V20 = bit 0 of interrupt control register V2)	Grouping:Timer operationDescription:When V20 = 0 : Skips the next instruction when timer 3 interrupt request flag T3F is "1." After skipping, clears (0) to the T3F flag. When the T3F flag is "0," executes the next instruction. When V20 = 1 : This instruction is equiva- lent to the NOP instruction.				
	tem ReSeT)	1				
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	System reset occurrence	Grouping:	Other oper : System res			
SUBT (Sot	UPTF flag)					
Instruction	•	Number of	Number of	Flog CV	Skip condition	
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	Flag CY		
Operation:	(UPTF) ← 1	Grouping:	Other oper			
		Description	: Sets (1) to flag.	high-orde	r bit reference enable	
SVDE (Se	Voltage Detector Enable flag)					
Instruction code	D9 D0 1 0 1 0 0 1 0 0 1 1 2 2 9 3 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	_	
Operation:	Voltage drop detection circuit valid at powerdown mode.		Grouping: Other operation Description: Voltage drop detection circuit is valid powerdown mode (clock operating mod RAM back-up mode) Note: This instruction can be used only for H version.			



SZB j (Skip	if Zero, Bit)								
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition				
code	0 0 0 0 1 0 0 j j ₂ 0 2 j ₁₆	words	cycles 1	_	(Mj(DP)) = 0				
		1	1		j = 0 to 3				
Operation:	(Mj(DP)) = 0 ?	Grouping:	Bit operation	on					
	j = 0 to 3	Description: Skips the next instruction when the con- tents of bit j (bit specified by the value j in							
			image: generation escription: Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1." umber of words Number of cycles 1 1 - 1 1 - rouping: Arithmetic operation escription: Skips the next instruction when the contents of carry flag CY is "0." After skipping, the CY flag remains unchanged. Executes the next instruction when the contents of the CY flag is "1." umber of words Number of Flag CY Skip condition						
			tents of bit	J of M(DP)	IS "1."				
CTC (Chin	t Zara Corridae								
Instruction	if Zero, Carry flag)	Number of	Number of	Flog CV	Skin condition				
code				Flag C f	Skip condition				
COUE	0 0 0 0 1 0 1 1 1 1 2 0 2 F 16	1	-	_	(CY) = 0				
					(0.) 0				
Operation:	(CY) = 0 ?	Grouping:							
		Description							
		-							
				e e i nag i					
67D (Skip i	f Zoro, port D opposition by register V)								
	f Zero, port D specified by register Y)	Number	Number of		Chin condition				
Instruction code				Flag C f	Skip condition				
COUE	0 0 0 0 1 0 1 0 1 0 0 1 0 0 1 1 0 0 1 16	2	2	_	(D(Y)) = 0				
	0 0 0 0 1 0 1 0 1 1 0 2 B 16								
Operation:	(D(Y)) = 0?								
	(Y) = 0 to 7	Description							
T1AB (Trai	nsfer data to timer 1 and register R1 from Accumula	tor and rec	gister B)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition				
code		words	cycles						
		1	1	-	-				
Operation:	(T17−T14) ← (B)	Grouping:	Timer ope	ration					
operation.	$(R17-R14) \leftarrow (B)$	Description	•		nts of register B to the				
	$(T13-T10) \leftarrow (A)$				timer 1 and timer 1 re-				
	$(R13-R10) \leftarrow (A)$	load register R1. Transfers the contents of							
			register A	to the low	-order 4 bits of timer 1				
			and timer	1 reload re	egister R1.				



	nsfer data to timer 2 and register R2 from Accumula	tor and rea	ister B)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	, ag e i				
	16	1	1	-	-			
Operation:	$(R2L7-R2L4) \leftarrow (B)$	Grouping:	Timer oper	ation				
operation.	$(T27-T24) \leftarrow (B)$	Description: Transfers the contents of register B to the						
	$(R2L_3-R2L_0) \leftarrow (A)$	high-order 4 bits of timer 2 and timer 2 re-						
	$(T_{23}-T_{20}) \leftarrow (A)$	load register R2L. Transfers the contents of						
		register A to the low-order 4 bits of timer 2						
			and timer 2					
T2HAB (Tr	ansfer data to register R2H from Accumulator and r	eaister B)						
Instruction		Number of	Number of	Flag CY	Skip condition			
code		words	cycles	, ag e i				
coue		1	1	-	_			
Operation:	$(R2H7-R2H4) \leftarrow (B)$	Grouping:	Timer ope					
	$(R2H_3-R2H_0) \leftarrow (A)$	Description: Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 re-						
			-					
			-		ansfers the contents of			
			register A to the low-order 4 bits of timer 2 and timer 2 reload register R2H.					
					giotor rtzri.			
	ansfer data to timer 2 from register R2L)							
Instruction		Number of words	Number of cycles	Flag CY	Skip condition			
code	1 0 1 0 0 1 0 1 <u>0</u> <u>1</u>		-					
		1	1	-	-			
Operation:	$(T27-T20) \leftarrow (R2L7-R2L0)$	Grouping:	Timer ope	ration				
operation		Description			ents of reload register			
			R2L to tim		-			
TAB (Trans	sfer data to Accumulator from register B)							
TAB (Trans	sfer data to Accumulator from register B)	Number of	Number of	Flag CY	Skip condition			
		Number of words	Number of cycles	Flag CY	Skip condition			
Instruction				Flag CY	Skip condition			
Instruction code	D9 D0 0 0 0 0 0 1 1 1 1 0 2 0 1 E 16	words 1	cycles 1	-				
Instruction		words 1 Grouping:	cycles 1 Register to	- pregister ti	- ransfer			
Instruction code	D9 D0 0 0 0 0 0 1 1 1 1 0 2 0 1 E 16	words 1	cycles 1 Register to Transfers	- pregister ti	- ransfer			
Instruction code	D9 D0 0 0 0 0 0 1 1 1 1 0 2 0 1 E 16	words 1 Grouping:	cycles 1 Register to	- pregister ti	- ransfer			
Instruction code	D9 D0 0 0 0 0 0 1 1 1 1 0 2 0 1 E 16	words 1 Grouping:	cycles 1 Register to Transfers	- pregister ti				
Instruction code	D9 D0 0 0 0 0 0 1 1 1 1 0 2 0 1 E 16	words 1 Grouping:	cycles 1 Register to Transfers	- pregister ti	- ransfer			

TIONE (INDEX DV ALDUADET) (continued) **MACHINE INST**



TAB1 (Tran	FAB1 (Transfer data to Accumulator and register B from timer 1)												
Instruction	D9	Do	Number of Number of Flag CY Skip condition										
code	1 0 0 1 1 1 0 0 0	0 2 7 0	words	cycles									
		2 2 7 0 16	1	1	-	-							
Operation:	(B) ← (T17–T14)		Grouping:	Timer oper	ration								
oporation	$(A) \leftarrow (T13 - T10)$					der 4 bits (T17–T14) of							
					-								
			-										
			timer 1 to register A.										
					0								
TAB2 (Trar	nsfer data to Accumulator and re	gister B from timer	2)										
Instruction	D9	Do	Number of	Number of	Flag CY	Skip condition							
code	1 0 0 1 1 1 0 0 0	1 2 7 1	words	cycles	-								
		2 16	1	1	-	-							
	· · ·		Number of words Number of cycles Flag CY Flag CY Skip condition 1 1 - - Grouping: Timer operation - Description: Transfers the high-order 4 bits (T17-T14) of timer 1 to register B. Transfers the low-order 4 bits (T13-T10) of timer 1 to register A. 2) Number of words Number of cycles Flag CY Skip condition 1 1 - - - Grouping: Timer operation - - Description: Transfers the high-order 4 bits (T27-T24) of timer 2 to register B. Transfers the low-order 4 bits (T23-T20) of timer 2 to register A. ter E) Number of words Number of cycles Flag CY Skip condition 1 1 - - - Grouping: Register to register transfer - Description: Transfers the high-order 4 bits (E7-E4) of register E to register B, and low-order 4 bits of register E to register A. Optram memory in page p) Number of words Number of Flag CY Skip condition										
Operation:	$(B) \leftarrow (T27 - T24)$												
	(A) ← (T23–T20)		Description		-								
					-	dar 1 hita (T2a, T2a) of							
			timer 2 to register A.										
TABE (Trar	nsfer data to Accumulator and re	gister B from regist	er E)										
Instruction	D9	D0	Number of		Flag CY	Skip condition							
code	0 0 0 0 1 0 1 0 1	0 2 0 2 A	words	cycles									
		0 2 0 2 A 16	1	1	-	-							
-													
Operation:	$(B) \leftarrow (E_7 - E_4)$												
	(A) ← (E3–E0)		Description		-								
				-	-								
				of register	E to regist	er A.							
		na siatan D faana Daa											
IABP p (1)						Ckin condition							
	D9				Flag C f	Skip condition							
code	0 0 1 0 p5 p4 p3 p2 p1	p0 ₂ 0 _{+p} p ₁₆		-									
				3	-	-							
Operation:		Grouping: Arithme	tic operation										
$(SP) \leftarrow (SP) + (SK(SP)) \leftarrow (I$	- 1 PC)	Description:											
(РСн) ← р (N	ote)	UPTF = 0: Transfers bit 9 to 0 are the ROM pa											
$(PCL) \leftarrow (DR2)$ at (UPTF) = 0	2–DR0, A3–A0) at (UPTF) = 1	registers A and D in page	gep.										
(B) ← (RÔM(I	PC))7–4 (DŘ2) ← (0)	UPTF = 1: Transfers bit	s 9, 8 to regis										
ÌA) ← ÌROMÌI	PC))3–0 (DR1, DR0) ← (ROM(PC))9, 8 (B) ← (ROM(PC))7–4	register A. These bits 7 A1 A0)2 specified by reg	isters A and I	D in page p.									
	$(A) \leftarrow (ROM(PC))_{3-0}$	Note: p is 0 to 31 for M	34553M4/M4I	H, and p is 0 t	o 63 for M3	4553M8/M8H/G8/G8H.							
	(PC) ← (SK(SP))́ (SP) ← (SP) − 1	When this instru- stage of stack reg		ited, be caref	ul not to ov	ver the stack because 1							



TABPS (Transfer data to Accumulator and register B from PreScaler)											
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition						
code	1 0 0 1 1 1 0 1 0 1 2 7 5	words	cycles								
		1	1	-	-						
Operation:	$(B) \leftarrow (TPS7TPS4)$	Grouping: Timer operation									
	(A) ← (TPS3–TPS0)	Description	TPS4) of	prescale ne low-ord	order 4 bits (TPS7– r to register B, and er 4 bits (TPS3–TPS0) er A.						
TAD (Trans	sfer data to Accumulator from register D)										
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition						
code		words	cycles								
	0 0 0 1 0 1 0 0 0 1 ₂ 0 3 1 16	1	1	-	-						
Operation:	$(A_2 - A_0) \leftarrow (DR_2 - DR_0)$	Grouping:	Register to	reaister tr	ansfer						
•	(A3) ← 0	Description: Transfers the contents of register D to the									
			low-order 3	3 bits (A2-	Ao) of register A.						
		Note:	When this instruction is executed, "0" is								
		stored to the bit 3 (A3) of register A.									
TALA (Trans	for data to A computation from an airtight (A)										
	sfer data to Accumulator from register I1)										
Instruction		Number of words	Number of cycles	Flag CY	Skip condition						
code	1 0 0 1 0 1 0 0 1 1 ₂ 2 5 3 ₁₆	1	1	-	-						
Operation:	$(A) \leftarrow (I1)$	Grouping:	Interrupt or	peration							
					ts of interrupt control						
			register I1								
TAKO (Tran	nsfer data to Accumulator from register K0)										
Instruction		Number of	Number of	Flag CY	Skip condition						
code		words	cycles	T lag CT	Skip condition						
coue	1 0 0 1 0 1 0 1 0 ₂ 2 5 6 ₁₆	1	1	-	-						
Operation:	(A) ← (K0)	Grouping:	Input/Outp	ut operatio	n						
-		Description		the conter	nts of key-on wakeup						



TAK1 (Trar	nsfer data to Accumulator from register K1)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 0 1 1 0 0 1 2 2 5 9 16	words 1	cycles 1	_			
Operation:	(A) ← (K1)	Grouping: Description	Grouping: Input/Output operation Description: Transfers the contents of key-on wakeup control register K1 to register A.				
	sfer data to Accumulator from register K2)	1					
Instruction code	D9 D0 1 0 0 1 0 1 1 0 1 0 2 5 A 16	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	_		
Operation:	$(A) \leftarrow (K2)$	Grouping:	Input/Outpu				
		Description: Transfers the contents of key-on wakeup control register K2 to register A.					
	nsfer data to Accumulator from register L1)						
Instruction code	D9 D0 1 0 0 1 0 0 1 0 1 0 2 2 4 A 16	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	-		
Operation:	$(A) \leftarrow (L1)$	Grouping:	LCD contr				
		Description: Transfers the contents of LCD control register L1 to register A.					
TAM i (Tran	sfer data to Accumulator from Memory)						
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 1 1 0 0 j j j ₂ 2 C j ₁₆	1	1	-	_		
Operation:	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	Grouping: Description:	register A, performed I	ferring the an exclus between re nediate fie	fer contents of M(DP) to sive OR operation is gister X and the value Id, and stores the re-		



TAMR (Tra	nsfer data to Accumulator from register MR)							
Instruction	D9 D0	Number of						
code	1 0 0 1 0 1 0 0 1 0 ₂ 2 5 2 ₁₆	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (MR)$	Grouping:	Clock oper	ation				
		Description	words cycles Image: Clock operation 3rouping: Clock operation Description: Transfers the contents of clock control register A. Number of words Number of cycles 1 1 - 1 1 - Number of words Number of cycles Flag CY Skip condition 1 1 - - 3rouping: Input/Output operation - Description: Transfers the contents of pull-up control register PU0 to register A. Number of words Number of cycles Flag CY Skip condition 1 1 - - -					
		ister MR to register A.						
TAPU0 (Tra	ansfer data to Accumulator from register PU0)	1						
Instruction	D9 D0	Number of		Flag CY	Skip condition			
code	1 0 0 1 0 1 0 1 1 1 2 2 5 7 16	words	cycles					
		1	1	-	_			
Operation:	(A) ← (PU0)	Grouping:	Input/Outp	ut operatio	n			
		Description	Input/Output operation Transfers the contents of pull-up control register PU0 to register A. Number of Flag CY Skip condition					
			Description: Transfers the contents of pull-up control					
TAPU1 (Tra	ansfer data to Accumulator from register PU1)							
Instruction	D9 D0	Number of		Flag CY	Skip condition			
code	1 0 0 1 0 1 1 1 1 0 2 2 5 E 16	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (PU1)$	Grouping:						
		Description						
		register PU1 to register A.						
TASP (Trar	sfer data to Accumulator from Stack Pointer)							
Instruction		Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 0 1 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0	1	1	_				
		I	ļ	_	_			
Operation:	$(A_2-A_0) \leftarrow (SP_2-SP_0)$	Grouping:	Register to	register tr	ansfer			
	(A3) ← 0	Description			s of stack pointer (SP)			
		Note			s (A2–A0) of register A.			
		Note:			n is executed, "0" is) of register A.			



TAV1 (Tran	sfer data to Accumulator from register V1)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 1 0 1 0 1 0 0 2 0 5 4		cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (V1)$	Grouping: Interrupt operation						
		Description			nts of interrupt control			
		register V1 to register A.						
TAV2 (Tran	sfer data to Accumulator from register V2)	I						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 1 0 1 0 1 0 1 2 0 5 5	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (V2)$	Groupina:	Interrupt o	peration				
•		Description: Transfers the contents of interrupt control						
			words cycles - 1 1 - - rouping: Interrupt operation - - escription: Transfers the contents of interrupt control register V1 to register A. - lumber of words Number of cycles Flag CY Skip condition 1 1 - - important operation - - - important operation - - - important operation: Transfers the contents of interrupt control register V2 to register A. - important operation: Transfers the contents of interrupt control register V2 to register A. - important operation: Transfers the contents of timer control register W1 to register A. - important operation: Transfers the contents of timer control register W1 to register A. - important operation: Transfers the contents of timer control register W1 to register A. - important operation: Transfers the contents of timer control register W1 to register A. -					
TAW1 (Trai	nsfer data to Accumulator from register W1)	1						
Instruction	D9 D0	Number of		Flag CY	Skip condition			
code	1 0 0 1 0 0 1 0 1 1 2 2 4 B 16							
		1	1	-	-			
Operation:	$(A) \leftarrow (W1)$	Grouping:	Timer oper	ration				
		Description	: Transfers	the conten	-			
TAW2 (Trai	nsfer data to Accumulator from register W2)							
Instruction	D9 D0	Number of		Flag CY	Skip condition			
code	1 0 0 1 0 0 1 1 0 0 ₂ 2 4 C ₁₆		-					
		I	I	_	_			
Operation:	$(A) \leftarrow (W2)$	Grouping:	Timer ope	ration				
		Description			-			
			ister W2 to	o register A	٨.			



TAW3 (Tran	nsfer data to Accumulator from register W3)																				
Instruction	D9									D0					Number of	Number of	Flag CY	Skip condition			
code	1	0	0	1	0	0	1	1	0	1	,	2	4	D 16	words	cycles					
	L						· · · · · ·				∠ ∟			10	1	1	-	_			
Operation:	(A)	← (V	V3)												Grouping	Grouping: Timer operation					
	()	. (-	,															ts of timer control reg-			
															•		register A	-			
TAW4 (Tra			ita t	o Ac	ccur	mul	ator	froi	m r		ter	W	4)			1					
Instruction	D9	1								D0	_				Number of words	Number of cycles	Flag CY	Skip condition			
code	1 0 0 1 0 0 1 1 0 ₂ 2 4 E ₁₆									0	2										
												1	1	-	-						
Operation:	(A) ← (W4)											Grouping:	Timer ope	ration							
																ts of timer control reg-					
															ister W4 to register A.						
	,			^			,														
TAX (Trans			to i	ACC	umu	Jiat	or tr	om	reg		r X))			Ni wali an af	Number					
Instruction code	D9	1	-		-		_			D0	Г	-	_		Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 0 1 0 1 0 1 0 2 0 5 2 16							1	1	_											
Operation:	(A)	\leftarrow ()	K)												Grouping:						
															Description		the conten	ts of register X to reg-			
																ister A.					
TAY (Trans	for a	lata	to 4		ımı	ilati	or fro	m	rea	iste	r V)										
Instruction	D9		107	1000		nau			icy	D ₀	,				Number of	Number of	Flag CY	Skip condition			
code	0	0	0	0	0	1	1	1	1	1	Γ	0	1	F 16	words	cycles	l'iug O'	Chip condition			
	0	0	0	0	0	I	I	1	I	I	2 Ľ	5	I	- 16	1	1	_	_			
Operation:	(A)	← (Y	')												Grouping:		o register tr				
															Description		the content	s of register Y to regis-			
																ter A.					



Operation:

 $(C1) \leftarrow (A)$

_

Instruction code	D9	1 0 0 1		0 5	3 16	Number of words	Number of cycles	Flag CY	Skip condition
			2 _	0 3	316	1	1	-	_
Operation:	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$					Grouping: Description	Register to : Transfers		ransfer hts of register Z to the
						Note:	After this	instructio	Ao) of register A. n is executed, "0" is rder 2 bits (A3, A2) of
TBA (Trans	sfer data to registe	er B from Accu	nulator	r)					
Instruction code	D9	0 1 1 1	Do	0 0	E	Number of words	Number of cycles	Flag CY	Skip condition
			2		L	1	1	-	_
Operation:	$(B) \gets (A)$					Grouping:	Register to	register ti	ransfer
						Description	: Transfers t ter B.	he content	ts of register A to regis-
TC1A (Tra	insfer data to regis	ster C1 from Ac	cumula	ator)					
Instruction code	D9 1 0 1 0 1	0 1 0 0	D0 0 2	2 A	8 16	Number of words	Number of cycles	Flag CY	Skip condition
						1	1	_	_

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAZ (Transfer data to Accumulator from register Z)

TC2A (Trar	nsfei	r da	ta to	o re	gist	er (C2 1	rom	n Ac	cun	nul	ato	r)						
Instruction code	D9	0	1	0	1	0	1	0	0	D0	1	2	A	9	1	Number of words	Number of cycles	Flag CY	Skip condition
		0	-	0		0	'	0	0		2	2	~	9	16	1	1	-	_
Operation:	(C2	<u>?</u>) ←	(A)													Grouping:	LCD contr	ol operatio	n
																Description	: Transfers	the conte	nts of register A to the
																	LCD contr	ol register	C2.

Grouping:

Description:

LCD control operation

LCD control register C1.

Transfers the contents of register A to the



TDA (Trans	sfer data to register D from Accumulator and register	r B)			
Instruction code	D9 D0 0 0 0 0 1 0 1 0 1 0 0 1 0 2 9 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(DR2-DR0) \leftarrow (A2-A0)$	Grouping:	Register to	-	
		Description	n: Transfers register A		rder 3 bits (A2-A0) of D.
TEAB (Tra	nsfer data to register E from Accumulator and regist	ter B)			
Instruction code	D9 D0 0 0 0 0 1 1 0 1 0 2 0 1 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(E_7-E_4) \leftarrow (B)$	Grouping:	Register t		
	$(E_3-E_0) \leftarrow (A)$	Descriptio			nts of register B to the
			-		r–E4) of register E, and ster A to the low-order 4
			bits (E3–E	0) of regis	ter E.
TFR0A (Tra	ansfer data to register FR0 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 0 0 0 ₂ 2 2 8 ₁₆	1	1	_	-
Operation:	$(FR0) \leftarrow (A)$	Grouping:	Input/Outp	out operation	วท
		Description			nts of register A to the control register FR0.
TFR1A (Tra	ansfer data to register FR1 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 1 0 1 2 2 9 0	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	-
Operation:	$(FR1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	on
		Description			nts of register A to the control register FR1.



TFR2A (Tra	ansf	er d	ata t	o re	gis	ter	FR2	fron	n A	\ccu	mul	ato	or)					
Instruction	D9				-					D0					Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	1	0	1	0 1		0 ,	2	2		A 16	words	cycles		
		-	-	-		-				2				`_ 16	1	1	-	-
Operation:	(FR	2) ←	(A)												Grouping:	Input/Outp	ut operatio	n
															Description	n: Transfers	the conter	nts of register A to the
																port outpu	t structure	control register FR2.
TI1A (Tran	sfer	dat	a to	regi	stei	r 11	from	n Aco	cur	nula	ator))						
Instruction	D9			0						D0	,				Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	0	1	0	1 '	1	1	2		1	7	words	cycles	0	·
	Ľ		•	-	<u> </u>	<u> </u>	•			2				<u> 16</u>	1	1	-	_
Operation:	(11) ← (A)												Grouping:	Interrupt c	peration	
															Descriptio	n: Transfers	the conten	ts of register A to inter-
																rupt contro	ol register l	1.
TK0A (Trail Instruction code	nsfe D9	r da	ta to	o reg	giste	er K		om A 0 1		umu Do 1	ulato		1	B	Number of words	Number of cycles	Flag CY	Skip condition
	Ľ	U	0	0	0		•			2				16	1	1	_	-
Operation:	(KC) ←	(A)												Grouping:	Input/Outp	out operatio	on
															Descriptio		the conter	nts of register A to key- egister K0.
TK1A (Trai	nsfe	r da	ta to	reg	giste	er K	1 frc	m A	сс	umu	lato	or)						
Instruction code	D9	0	0	0	0	4	0	1 0	_	Do				4	Number of words	Number of cycles	Flag CY	Skip condition
coue		0	0	0	0	1	0	1 0	,	02	2		1 4	416	1	1	-	-
Operation:	(K1) ←	(A)												Grouping:	Input/Outp	out operatio	n
															Descriptio		the conten	ts of register A to key-



TK2A (Tran	sfer	dat	a to	reg	giste	ər K	(2 fr	om	Ac	cur	nula	ator	.)						
Instruction	D9				-					Do)		-			Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	0	1	0	1	0	1	7	2	1	5	16	words	cycles		
											12				116	1	1	-	-
Operation:	(K2)	← (A)													Grouping:	Input/Outp	ut operatio	n
																Description	: Transfers on wakeup	the conten control re	ts of register A to key- gister K2.
TL1A (Tran	sfer	data	a to	rea	iste	er L	1 fro	om .	Acc	um	nula	ator)						
Instruction	D9			- 3				-		Do			/			Number of	Number of	Flag CY	Skip condition
code	1	0	0	0	0	0	1	0	1	0	7	2	0	A		words	cycles		
											2				 16	1	1	-	-
Operation:	(L1)	← (/	۹)													Grouping:	LCD contro	ol operatio	า
																Description	: Transfers t control reg	the conten	ts of register A to LCD
TL2A (Tran	sfer	data	a to	reg	iste	er L	2 fro	om .	Acc	cum	nula	ator))			1			
Instruction	D9									Do	2				_	Number of words	Number of	Flag CY	Skip condition
code	1	0	0	0	0	0	1	0	1	1	2	2	0	В	16	1	cycles 1	_	_
Operation:	(L2)		2)													Grouping:	LCD contro		<u> </u>
operation.	(LZ)	() —	')													Description			ts of register A to LCD
																	control reg	ister L2.	
TL3A (Tran	sfer	data	a to	reg	iste	er L	3 fro	om .	Acc	cum	านไล	ator))						
Instruction code	D9	0	0	0	0	0	1	4		Do	-	2	0		.]	Number of words	Number of cycles	Flag CY	Skip condition
0000		0	0	0	0	0	I	1	0	0	2	2	0	C	16	1	1	-	_
Operation:	(L3)	← (/	۹)													Grouping:	LCD contro	ol operatio	 າ
																Description	: Transfers t control reg		ts of register A to LCD



TLCA (Tran	nsfer data to register LC from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 2 0 D 16	words	cycles		
		1	1	-	-
Operation:	$(LC) \leftarrow (A)$	Grouping:	Timer oper	ation	
	$(RLC) \leftarrow (A)$				ts of register A to timer
			LC and rel	oad registe	er RLC.
	nsfer data to Memory from Accumulator)	Number of	Number of		Chin condition
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 1 0 1 <u>1</u> <u>j</u> <u>j</u> <u>j</u> <u>2</u> <u>2</u> <u>B</u> <u>j</u> 16	1	1	_	_
Operation:	$(M(DP)) \gets (A)$	Grouping:	RAM to re		
	$(X) \leftarrow (X) EXOR(j)$	Description		-	e contents of register A
	j = 0 to 15				ve OR operation is per- ister X and the value j
				-	d, and stores the result
			in register		
			5		
TMRA (Tra	nsfer data to register MR from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	_	
		1	1	-	-
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper	ation	
					ts of register A to clock
			control reg	ister MR.	-
	nsfer data to register PA from Accumulator)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	Flag CT	Skip condition
oouc	1 0 1 0 1 0 1 0 1 0 <u>1</u> 0 <u>0</u> 0 <u>0</u> 0 <u>0</u> 0 <u>0</u> 0 <u>0</u> 0 <u>0</u> 0 0 0 0	1	1	_	_
Operation:	$(PA0) \leftarrow (A0)$	Grouping:	Timer oper		
		Description			ts of lowermost bit (Ao)
			register A t	o timer co	ntrol register PA.



TPSAB (Tr	ansfer data to Pre-Scaler from Accumulator and reg	ister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 0 1 ₂ 2 3 5 ₁₆	words	cycles		
		1	1	_	_
Operation:	$(RPS7-RPS4) \leftarrow (B)$	Grouping:	Timer oper	ation	
	$(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$	Description	: Transfers	the conter	nts of register B to the
	$(TPS_3-TPS_0) \leftarrow (A)$		reload regi	ster RPS,	rescaler and prescaler and transfers the con-
			tents of re	gister A to	the low-order 4 bits of caler reload register
			RPS.	anu pres	caler reload register
TPU0A (Tra	ansfer data to register PU0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 0 1 ₂ 2 2 D ₁₆	words 1	cycles 1		
			1	-	-
Operation:	$(PU0) \gets (A)$	Grouping:	Input/Outp	ut operatio	n
		Description			ts of register A to pull-
			up control	register Pl	J0.
TPU1A (Tr	ansfer data to register PU1 from Accumulator)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 0 <u>1</u> 2 2 <u>1</u> 1 ₁₆	1	1	_	
			•		
Operation:	$(PU1) \leftarrow (A)$	Grouping:	Input/Outp	-	
		Description	up control		its of register A to pull-
				register r	
· · · ·	ansfer data to register R1 from Accumulator and reg	,	Number of		Olvin condition
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
couc	1 0 0 0 1 1 1 1 1 1 2 2 3 F ₁₆	1	1	_	_
Operation:	(R17–R14) ← (B) (R13–R10) ← (A)	Grouping:	Timer oper		to of register D to the
	$(1) \rightarrow (1) \leftarrow (A)$	Description			nts of register B to the 7–R14) of reload regis-
			•	•	ents of register A to the
					B-R10) of reload regis-
			ter R1.		
		1			



TRGA (Tra	nsfer	data	a to	o reg	gist	er F	RG	fror	n A	ccu	mu	lato	or)						
Instruction	D9									D0						Number of	Number of	Flag CY	Skip condition
code	1 (0	0	0	0	0	1	0	0	1	2	2	0	g) 16	words	cycles 1	_	_
Operation:	(RG)	← (/	A)													Grouping:	Clock cont	rol operatio	on
																Description		the content	s of register A to regis-
																	ter RG.		
TV1A (Trar	nsfer o	lata	to	rea	iste	er V	′1 fr	om	Ac	cum	านไล	ator	·)						
Instruction	D9			iog	1010	<u>, , , , , , , , , , , , , , , , , , , </u>		0	7.00	D0			/			Number of	Number of	Flag CY	Skip condition
code	0 0	5	0	0	1	1	1	1	1	1]_	0	3	F	- 16	words	cycles		
											12			-	16	1	1	-	_
Operation:	(V1) ∢	— (A	\$													Grouping:	Interrupt o	peration	
	()	ţ.	-,													Description			s of register A to inter-
																	rupt contro	ol register V	/1.
TV2A (Tran Instruction	isfer d	ata	to	reg	iste	er V	'2 fr	om	Aco	cum Do		ator)			Number of	Number of	Flag CY	Skip condition
code	0 0)	0	0	1	1	1	1	1	0]_	0	3	E	16	words	cycles		-
											12			-	10	1	1	-	-
Operation:	(V2) ∢	— (A	()													Grouping:	Interrupt o	peration	
																Description			s of register A to inter-
																	rupt contro	ol register ∨	2.
TW1A (Tra	nsfer o	data	a to	reg	giste	er \	N1 1	fron	n Ao	ccu	mu	lato	or)						
Instruction code	D9)	0	0	0	0	1	1	1	D0 0	1	2	0	E	-]	Number of words	Number of cycles	Flag CY	Skip condition
		,	0	•	0	0		•			2	2	0		16	1	1	-	_
Operation:	(W1)	← ()	۹)													Grouping:	Timer oper	ration	
																Description	: Transfers t control reg		s of register A to timer



TW2A (Tra	nsfer data to register W2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 1 2 2 0 F 16	words 1	cycles 1	_	
Operation:	$(W2) \leftarrow (A)$	Grouping:	Timer oper		· · · · · · · · · · · · · · · · · · ·
		Description			s of register A to timer
			control reg	15161 172.	
TW3A (Tra	nsfer data to register W3 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	, and the second s	
		1	1	-	-
Operation:	$(W3) \leftarrow (A)$	Grouping:	Timer ope	ration	
		Description	: Transfers	the conten	ts of register A to timer
			control reg	gister W3.	
	nsfer data to register W4 from Accumulator)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 1 2 2 1 1 16	1	1	-	_
Operation:	$(W4) \leftarrow (A)$	Grouping:	Timer ope	ration	
•••••		Description			ts of register A to timer
			control reg		-
TYA (Trans	fer data to register Y from Accumulator)				
Instruction code	D9 D0 0 0 0 0 0 1 1 0 0 0 0 C 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(Y) ← (A)	Grouping: Descriptior	Register to n: Transfers t ter Y.		ransfer ts of register A to regis-



WRST (Wa	tchdog timer ReSeT)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 0 0 0 0 0 0 <u>1</u> 2 A 0 16	1	1	_	(WDF1) = 1
Operation:	(WDF1) = 1 ?	Grouping:	Other oper	ation	
	After skipping, (WDF1) ← 0	Description	: Skips the timer flag V (0) to the V is "0," exe stops the v	next instru VDF1 is "1 VDF1 flag cutes the vatchdog f e WRST i	uction when watchdog ." After skipping, clears I. When the WDF1 flag next instruction. Also, imer function when ex- nstruction immediately uction.
XAM j (eXc	hange Accumulator and Memory data)				
Instruction code	D9 D0 1 0 1 1 0 1 j j j j 2 D j cc	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A) \leftarrow \to (M(DP))$	Grouping:	RAM to rec	gister trans	sfer
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Description	with the co OR operat ter X and t	ntents of r ion is perf he value j	e contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X.
	Change Accumulator and Memory data and Decrem	_			Olia condition
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
0000	1 0 1 1 1 1 j j j j ₂ 2 F j ₁₆	1	1	_	(Y) = 15
Operation:	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$	Grouping: Description	with the co OR operati ter X and the and stores Subtracts As a resul tents of reg is skipped.	anging th ntents of r ion is perf he value j the result I from the t of subtra jister Y is When the	effer e contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X. contents of register Y. action, when the con- 15, the next instruction c contents of register Y etruction is executed.
XAMI j (eX	change Accumulator and Memory data and Increme	ent register	Y and skip)	
Instruction code	D9 D0 1 0 1 1 0 j j j j 2 E j c	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	(Y) = 0
Operation:	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$	Grouping: Description	with the co OR operat ter X and t and stores Adds 1 to t sult of ac register Y skipped. w	hanging the ntents of r ion is performed he value j the result he content Idition, w ' is 0, the 'hen the content	sfer ne contents of M(DP) register A, an exclusive ormed between regis- in the immediate field, in register X. ts of register Y. As a re- hen the contents of e next instruction is pontents of register Y is ction is executed.



Parameter						In	stru	ction		le					r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number (words	Number o cycles	Function
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
	ΤΥΑ	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
Register to register transfer	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$\begin{array}{l} (E7-E4) \leftarrow (B) \\ (E3-E0) \leftarrow (A) \end{array}$
register	TABE	0	0	0	0	1	0	1	0	1	0	0	2	A	1	1	
er to	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$\begin{array}{l} (A2-A0) \leftarrow (DR2-DR0) \\ (A3) \leftarrow 0 \end{array}$
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$\begin{array}{l} (A1, A0) \leftarrow (Z1, Z0) \\ (A3, A2) \leftarrow 0 \end{array}$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$\begin{array}{l} (A2-A0) \leftarrow (SP2-SP0) \\ (A3) \leftarrow 0 \end{array}$
	LXY x, y	1	1	Х3	X2	X1	X 0	уз	у2	у1	у0	3	х	у	1	1	$ \begin{array}{l} (X) \leftarrow x \ x = 0 \ \text{to} \ 15 \\ (Y) \leftarrow y \ y = 0 \ \text{to} \ 15 \end{array} $
resses	LZ z	0	0	0	1	0	0	1	0	Z 1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z \ z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
С.	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$
RAM to re	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$
	TMA j	1	0	1	0	1	1	j	j	j	j	2	в	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

MACHINE INSTRUCTIONS (INDEX BY TYPES)



	gC√											
Skip condition	Carry flag	Datailed description										
-	-	Transfers the contents of register B to register A.										
-	-	Transfers the contents of register A to register B.										
-	-	Transfers the contents of register Y to register A.										
-	-	Transfers the contents of register A to register Y.										
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.										
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.										
-	-	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.										
-	-	Transfers the contents of register D to the low-order 3 bits (A2-A0) of register A.										
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.										
-	-	Transfers the contents of register X to register A.										
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.										
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.										
-	-	Loads the value z in the immediate field to register Z.										
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.										
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.										
_	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.										
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X.										
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.										
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.										
_	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.										



Parameter	Mnemonic		Instruction code													er of es	
Type of instructions		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number o words	Number o cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	p5	р4	рз	p2	р1	ро	0	8 +r		1	3	$\begin{split} (SP) &\leftarrow (SP) + 1 \\ (SK(SP)) &\leftarrow (PC) \\ (PCH) &\leftarrow p (Note) \\ (PCL) &\leftarrow (DR2-DR0, A3-A0) \\ at (UPTF) &= 0 \\ (B) &\leftarrow (ROM(PC))7-4 \\ (A) &\leftarrow (ROM(PC))3-0 \\ at (UPTF) &= 1 \\ (DR2) &\leftarrow (0) \\ (DR1, DR0) &\leftarrow (ROM(PC))9, 8 \\ (B) &\leftarrow (ROM(PC))7-4 \\ (A) &\leftarrow (ROM(PC))7-4 \\ (A) &\leftarrow (ROM(PC))3-0 \\ (PC) &\leftarrow (SK(SP)) \\ (SP) &\leftarrow (SP) - 1 \end{split}$
ation	АМ	0	0	0	0	0	0	1	0	1	0	0	0	А	1	1	$(A) \gets (A) + (M(DP))$
Arithmetic operation	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithm	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) AND (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) \text{ OR } (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	SZC	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	с	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	→CY→A3A2A1A0
t operation	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	0	1	0	0	1	0	1		2		2	2	(A) = n ? n = 0 to 15
lote: n is l	0 to 31 for M34	0 15531	0 M4/M	0 14H. r	1 0 is 0	1 to 63	1 3 for	n M345	n 53M	n 8/M8	n H/G8/		7	п			



Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
-	_	UPTF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 9 to 0 are the ROM pattern in ad- dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. UPTF = 1: Transfers bits 9, 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
_	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the re- sult in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



Parameter						In	stru	ction	cod	le		er of es			
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hexadecimal notation	Number of words Number of	Number o cycles	Function
	Ва	0	1	1	a 6	a5	a 4	аз	a2	a 1	a 0	1 8 a +a	1	1	(PCL) ← a6–a0
ation	BL p, a	0	0	1	1	1	p4	рз	p2	p1	p0	0 E p +p	2	2	(PCH) ← p (Note) (PCL) ← a6–a0
Branch operation		1	p6	p5	a 6	a 5	a 4	a 3	a2	aı	a0	2 p a +p+a			
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	010	2	2	(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	p6	p5	р4	0	0	рз	p2	p1	p0	2 p p +p			
	BM a	0	1	0	a 6	a 5	a4	аз	a 2	a 1	a 0	1 a a	1	1	$\begin{array}{l} (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow 2 \\ (PCL) \leftarrow a6a0 \end{array}$
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	p1	p0	0 C p +p	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine o		1	p6	p5	a 6	a 5	a 4	аз	a2	a 1	a 0	2 p a +p+a			$(PCL) \leftarrow a6-a0$
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	030	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$
		1	p6	р5	p4	0	0	рз	p2	p1	p0	2 р р +р			$(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0,A3-A0)$
_	RTI	0	0	0	1	0	0	0	1	1	0	046	1	1	$\begin{array}{l} (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \end{array}$
turn ope	RT	0	0	0	1	0	0	0	1	0	0	044	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1
	RTS	0	0	0	1	0	0	0	1	0	1	045	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.



Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
-	-	Branch out of a page : Branches to address a in page p.
-	_	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
_	-	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-		Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de- scription of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



Parameter						In	stru	ction		le					r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do			cimal ion	Number words	Number (cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	$(INTE) \leftarrow 0$
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	А	1	1	l12 = 1 : (INT) = "H" ?
Interrupt operation																	l12 = 0 : (INT) = "L" ?
errupt	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	$(A) \leftarrow (V1)$
<u>1</u>	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (V2)$
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	$(V2) \leftarrow (A)$
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	$(I1) \leftarrow (A)$

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.



Skip condition	Carry flag CY	Datailed description
-	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
-	-	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	-	When $V10 = 0$: Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$: This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "H" However, I12 = 1	-	When $I_{12} = 1$: Skips the next instruction when the level of INT pin is "H." (I12: bit 2 of interrupt control register I1)
(INT) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT pin is "L."
-	-	Transfers the contents of interrupt control register V1 to register A.
-	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
-	-	Transfers the contents of register A to interrupt control register V2.
-	-	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.



Parameter						In	stru	ction	cod	le					r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number (words	Number o cycles	Function
	TPAA	1	0	1	0	1	0	1	0	1	0	2	А	А	1	1	(PA) ← (A)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	$(A) \leftarrow (W1)$
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	$(W1) \leftarrow (A)$
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	$(A) \leftarrow (W2)$
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	$(W2) \leftarrow (A)$
	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	$(A) \leftarrow (W3)$
	ТѠЗА	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	$(W3) \leftarrow (A)$
	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	$(A) \leftarrow (W4)$
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	$(W4) \leftarrow (A)$
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$\begin{array}{l} (B) \leftarrow (TPS7-TPS4) \\ (A) \leftarrow (TPS3-TPS0) \end{array}$
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$\begin{array}{l} (RPS7-RPS4) \leftarrow (B) \\ (TPS7-TPS4) \leftarrow (B) \\ (RPS3-RPS0) \leftarrow (A) \\ (TPS3-TPS0) \leftarrow (A) \end{array}$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	
Timer operation	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
Time	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	
	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
	T2HAB	1	0	1	0	0	1	0	1	0	0	2	9	4	1	1	(R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	T2R2L	1	0	1	0	0	1	0	1	0	1	2	9	5	1	1	(T27–T20) ← (R2L7–R2L0)
	TLCA	1	0	0	0	0	0	1	1	0	1	2	0	D	1	1	$(LC) \leftarrow (A)$ $(RLC) \leftarrow (A)$
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: NOP
	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0 V20 = 1: NOP

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)



Transfers the contents of register A to timer control register PATransfers the contents of timer control register W1 to register ATransfers the contents of register A to timer control register W1Transfers the contents of timer control register W2 to register ATransfers the contents of register A to timer control register W2Transfers the contents of timer control register W3 to register ATransfers the contents of register A to timer control register W3Transfers the contents of register A to timer control register W3Transfers the contents of timer control register W4 to register ATransfers the contents of timer control register W4.	
 Transfers the contents of register A to timer control register W1. Transfers the contents of timer control register W2 to register A. Transfers the contents of register A to timer control register W2. Transfers the contents of timer control register W3 to register A. Transfers the contents of register A to timer control register A. Transfers the contents of register A to timer control register A. Transfers the contents of register A to timer control register A. Transfers the contents of register A to timer control register W3. Transfers the contents of timer control register W4 to register A. 	
 Transfers the contents of timer control register W2 to register A. Transfers the contents of register A to timer control register W2. Transfers the contents of timer control register W3 to register A. Transfers the contents of register A to timer control register W3. Transfers the contents of timer control register W4 to register A. 	
 Transfers the contents of register A to timer control register W2. Transfers the contents of timer control register W3 to register A. Transfers the contents of register A to timer control register W3. Transfers the contents of timer control register W4 to register A. 	
 Transfers the contents of timer control register W3 to register A. Transfers the contents of register A to timer control register W3. Transfers the contents of timer control register W4 to register A. 	
 Transfers the contents of register A to timer control register W3. Transfers the contents of timer control register W4 to register A. 	
 Transfers the contents of timer control register W4 to register A. 	
 Transfers the contents of register A to timer control register W4. 	
 Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A. 	bits of prescaler to
 Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler related transfers the contents of register A to the low-order 4 bits of prescaler and prescaler RPS. 	
 Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of ter A. 	of timer 1 to regis-
 Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer 1 reload register A to the low-order 4 bits of timer 1 and timer	
 Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of ter A. 	of timer 2 to regis-
 Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register 	
 Transfers the contents of register B to the high-order 4 bits of timer 2 reload register R2H, contents of register A to the low-order 4 bits of timer 2 reload register R2H. 	l, and transfers the
 Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, contents of register A to the low-order 4 bits of timer 1 reload register R1. 	, and transfers the
 Transfers the contents of timer 2 reload register R2L to timer 2. 	
- Transfers the contents of register A to timer LC and timer LC reload register RLC.	
V12 = 0: (T1F) = 1 - Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 tents of T1F flag is "1." After skipping, clears (0) to T1F flag.	is "0" and the con-
V13 = 0: (T2F) =1 - Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 i tents of T2F flag is "1." After skipping, clears (0) to T2F flag.	is "0" and the con-
V20 = 0: (T3F) = 1 - Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 tents of T3F flag is "1." After skipping, clears (0) to T3F flag.	is "0" and the con-



Parameter						In	stru	ction	cod	e					er of Is	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number of words	Number o cycles	Function
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A) \leftarrow (P2)$
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	$(P2) \leftarrow (A)$
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0 to 7
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0?
u		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	(Y) = 0 to 7
perati	RCP	1	0	1	0	0	0	1	1	0	0	2	8	С	1	1	$(C) \leftarrow 0$
Input/Output operation	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	(C) ← 1
/Outp	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	$(A) \leftarrow (PU0)$
Input	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Е	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)
	ТАКО	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	ТКОА	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	А	1	1	(A) ← (K2)
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	$(FR0) \leftarrow (A)$
	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	$(FR1) \leftarrow (A)$
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	А	1	1	$(FR2) \leftarrow (A)$



	~	
Skip condition	Carry flag CY	Datailed description
-	-	Transfers the input of port P0 to register A.
-	-	Outputs the contents of register A to port P0.
-	-	Transfers the input of port P1 to register A.
-	-	Outputs the contents of register A to port P1.
-	-	Transfers the input of port P2 to register A.
-	-	Outputs the contents of register A to port P2.
-	-	Sets (1) to all port D.
-	-	Clears (0) to a bit of port D specified by register Y.
-	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	-	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
-	_	Clears (0) to port C.
-	_	Sets (1) to port C.
-	_	Transfers the contents of pull-up control register PU0 to register A.
-	_	Transfers the contents of register A to pull-up control register PU0.
-	_	Transfers the contents of pull-up control register PU1 to register A.
-	_	Transfers the contents of register A to pull-up control register PU1.
-	_	Transfers the contents of key-on wakeup control register K0 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K0.
-	-	Transfers the contents of key-on wakeup control register K1 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K1.
-	-	Transfers the contents of key-on wakeup control register K2 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K2.
-	-	Transferts the contents of register A to port output format control register FR0.
-	-	Transferts the contents of register A to port output format control register FR1.
-	-	Transferts the contents of register A to port output format control register FR2.



Parameter						In	stru	ction	cod	e					er of Is	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number of words	Number of cycles	Function
	TAL1	1	0	0	1	0	0	1	0	1	0	2	4	А	1	1	$(A) \leftarrow (L1)$
۲	TL1A	1	0	0	0	0	0	1	0	1	0	2	0	А	1	1	(L1) ← (A)
eratio	TL2A	1	0	0	0	0	0	1	0	1	1	2	0	В	1	1	(L2) ← (A)
LCD operation	TL3A	1	0	0	0	0	0	1	1	0	0	2	0	С	1	1	$(L3) \leftarrow (A)$
LCI	TC1A	1	0	1	0	1	0	1	0	0	0	2	A	8	1	1	$(C1) \leftarrow (A)$
	TC2A	1	0	1	0	1	0	1	0	0	1	2	A	9	1	1	$(C2) \leftarrow (A)$
ч	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
Clock operation	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
ck op	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$
Clo	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	$(RG) \leftarrow (A)$
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to clock operating mode
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	в	1	1	POF, POF2 instructions valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) $\leftarrow 0$
ther of	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
ō	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset
	RUPT	0	0	0	1	0	1	1	0	0	0	0	5	8	1	1	$(UPTF) \leftarrow 0$
	SUPT	0	0	0	1	0	1	1	0	0	1	0	5	9	1	1	(UPTF) ← 1
	SVDE	1	0	1	0	0	1	0	0	1	1	2	9	3	1	1	At power down mode, voltage drop detection circuit valid

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Note: SVDE instruction can be used only in H version.



Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of LCD control register L1 to register A.
-	-	Transfers the contents of register A to LCD control register L1.
-	-	Transfers the contents of register A to LCD control register L2.
-	-	Transfers the contents of register A to LCD control register L3.
-	-	Transfers the contents of register A to LCD control register C1.
-	-	Transfers the contents of register A to LCD control register C2.
-	-	Selects the RC oscillation circuit for main clock, stops the on-chip oscillator (internal oscillator).
-	-	Transfers the contents of clock control regiser MR to register A.
-	-	Transfers the contents of register A to clock control register MR.
-	-	Transfers the contents of register A to clock control register RG.
-	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruction.
-	-	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction.
-	-	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	-	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
_	-	Stops the watchdog timer function by the WRST instruction.
-	-	System reset occurs.
-	-	Clears (0) to the high-order bit reference enable flag UPTF.
-	-	Sets (1) to the high-order bit reference enable flag UPTF.
_	-	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode).



INSTRUCTION CODE TABLE

		-																	
	D9–D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111		011000 011111
D3–D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	I	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32*	TABP 48*	BML	BML	BL	BL	вм	в
0001	1	SRST	CLD	SZB 1	-	-	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33*	TABP 49*	BML	BML	BL	BL	BM	В
0010	2	POF	_	SZB 2	_	-	ТАХ	A 2	LA 2	TABP 2	TABP 18	TABP 34*	TABP 50*	BML	BML	BL	BL	BM	В
0011	3	SNZP	INY	SZB 3	-	-	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35*	TABP 51*	BML	BML	BL	BL	BM	в
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36*	TABP 52*	BML	BML	BL	BL	BM	В
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37*	TABP 53*	BML	BML	BL	BL	BM	В
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38*	TABP 54*	BML	BML	BL	BL	BM	В
0111	7	SC	DEY	-	_	_	_	A 7	LA 7	TABP 7	TABP 23	TABP 39*	TABP 55*	BML	BML	BL	BL	BM	В
1000	8	POF2	AND	-	SNZ0	LZ 0	RUPT	A 8	LA 8	TABP 8	TABP 24	TABP 40*	TABP 56*	BML	BML	BL	BL	вм	в
1001	9	_	OR	TDA	_	LZ 1	SUPT	A 9	LA 9	TABP 9	TABP 25	TABP 41*	TABP 57*	BML	BML	BL	BL	вм	в
1010	А	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10	TABP 26	TABP 42*	TABP 58*	BML	BML	BL	BL	вм	в
1011	В	AMC	_	_	_	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43*	TABP 59*	BML	BML	BL	BL	BM	в
1100	С	TYA	СМА	-	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44*	TABP 60*	BML	BML	BL	BL	вм	в
1101	D	_	RAR	-	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45*	TABP 61*	BML	BML	BL	BL	BM	В
1110	Е	тва	TAB	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46*	TABP 62*	BML	BML	BL	BL	вм	В
1111	F	-	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47*	TABP 63*	BML	BML	BL	BL	BM	В

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the low-order 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1р	paaa	aaaa
BLA	1p	pp00	рррр
BMLA	1p	pp00	рррр
SEA	00	0111	nnnn
SZD	00	0010	1011

• * cannot be used in the M3455xM4/M4H.



						1												
Ĺ	09–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3–D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	тwза	OP0A	T1AB	_	-	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	-	TW4A	OP1A	T2AB	_	-	IAP1	TAB2	SNZT2	_	-	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	-	-	OP2A	-	-	TAMR	IAP2	-	SNZT3	-	-	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	-	-	-	-	TAI1	-	-	-	SVDE**	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	-	TK1A	_	-	-	-	-	-	-	T2HAB	. –	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	_	TK2A	_	TPSAB	_	_	_	TABPS	_	T2R2L	. –	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	-	TMRA	_	-	-	TAK0	-	-	-	_	-	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	_		TAPU0	_	_	_	_	_	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	_	TFR0A	_	_	_	_	_	_	_	TC1A	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	_	TFR1A	_	_	TAK1	_	_	_	_	TC2A	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	А	TL1A	_	TFR2A	_	TAL1	TAK2	_	_	_	_	ТРАА	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	TL2A	TK0A	_	-	TAW1	-	-	-	-	CRCK	-	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	TL3A	_	_	-	TAW2	-	-	-	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	TLCA	_	TPU0A	_	TAW3	-	_	_	SCP	_	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	_	TPU1A	_	TAW4	TAPU1	_	_	_	_	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	_	_	TR1AB	_	_	_	_	-	_	-	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

INSTRUCTION CODE TABLE (continued)

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the loworder 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1p	paaa	aaaa
BLA	1р	pp00	рррр
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

• ** can be used only in the M3455xM4H/M8H/G8H.



ELECTRICAL CHARACTERISTICS

(1) Mask ROM version

ABSOLUTE MAXIMUM RATINGS (Mask ROM version)

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 6.5	V
VI	Input voltage P0, P1, P2, D0–D5, RESET, INT, XIN, XCIN		-0.3 to VDD+0.3	V
VI	Input voltage CNTR		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D0-D7, RESET, CNTR	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage C, XOUT, XCOUT		-0.3 to VDD+0.3	V
Vo	Output voltage SEG0-SEG28, COM0-COM3		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C



RECOMMENDED OPERATING CONDITIONS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condi	tions		Limits		Unit
,				Min.	Тур.	Max.	
Vdd	Supply voltage	f(STCK) ≤ 6 MHz		4		5.5	V
	(when ceramic resonator is used)	f(STCK) ≤ 4.4 MHz				5.5	
		· ,	$f(STCK) \le 2.2 \text{ MHz}$			5.5	
		f(STCK) ≤ 1.1 MHz		1.8		5.5	
Vdd	Supply voltage			1.8		5.5	V
	(when quartz-crystal/on-chip						
	oscillation is used)						
Vdd	Supply voltage	$f(STCK) \le 4.4 \text{ MHz}$		2.7		5.5	V
	(when RC oscillation is used)						
Vram	RAM back-up voltage	at RAM back-up mode		1.6			V
Vss	Supply voltage				0		V
VLC3	LCD power supply (Note 1)			1.8		Vdd	V
Viн	"H" level input voltage	P0, P1, P2, D0–D5		0.8Vdd		Vdd	V
		XIN, XCIN		0.7Vdd		Vdd	-
		RESET		0.85VDD		Vdd	
		INT	0.85VDD		Vdd]	
		CNTR	0.8Vdd		Vdd	-	
VIL	"L" level input voltage	P0, P1, P2, D0–D5		0		0.2Vdd	V
	1 0	XIN, XCIN		0		0.3Vdd	
		RESET		0		0.3Vdd	
		INT		0		0.15VDD	
		CNTR		0		0.15VDD	-
IOн(peak)	"H" level peak output current		VDD = 5 V			-20	mA
ion (poun)			VDD = 3 V			-10	-
		С	VDD = 5 V			-30	-
		CNTR	VDD = 3 V			-15	-
IOн(avg)	"H" level average output current	P0, P1, P2, D0–D5	VDD = 5 V			-10	mA
ion(uvg)	(Note 2)	1 0,1 1,1 2, 50 50	VDD = 3 V			-5	-
		С	VDD = 5 V			-20	-
		CNTR	VDD = 3 V			-10	-
IOL(peak)	"L" level peak output current	P0, P1, P2, D0–D7, C	VDD = 5 V			24	mA
ioc(peak)		CNTR	VDD = 3 V			12	-
		RESET	VDD = 5 V			10	-
			VDD = 3 V			4	-
	"L" level average output current		VDD = 5 V			15	mA
IOL(avg)	(Note 2)	P0, P1, P2, D0–D7, C CNTR	VDD = 3 V VDD = 3 V			7	
		RESET	VDD = 5 V			5	-
		NEGET	VDD = 3 V VDD = 3 V			2	+
	"L" lought at a lougrage autrest					-40	mA
Σloн(avg)	"H" level total average current	P0, P1, P2, D0–D5, C, C				60	mA
ΣIOL(avg)	"L" level total average current	P0, P1, P2, D0–D5, C, C				00	

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3

At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3

2: The average output current is the average value during 100 ms.




RECOMMENDED OPERATING CONDITIONS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condit	ions	Limits			Unit
Cymbol		Condit		Min.	Тур.	Max.	
f(XIN)	Oscillation frequency	Through mode	VDD = 4 to 5.5 V			6	MHz
	(with a ceramic resonator)		VDD = 2.7 to 5.5 V			4.4	
			VDD = 2 to 5.5 V			2.2	
			VDD = 1.8 to 5.5 V			1.1	
		Frequency/2 mode	VDD = 2.7 to 5.5 V			6	
			VDD = 2 to 5.5 V			4.4	
			VDD = 1.8 to 5.5 V			2.2	
		Frequency/4 mode	VDD = 2 to 5.5 V			6	
			VDD = 1.8 to 5.5 V			4.4	
		Frequency/8 mode	VDD = 1.8 to 5.5 V			6	
f(XIN) Oscillation frequency		VDD = 2.7 to 5.5 V				4.4	MHz
	(at RC oscillation) (Note)						
` '	Oscillation frequency	Through mode	VDD = 4 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected,		VDD = 2.7 to 5.5 V			3.2	
	external clock input)		VDD = 2 to 5.5 V			1.6	
			VDD = 1.8 to 5.5 V			0.8	
		Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	_
			VDD = 2 to 5.5 V			3.2	
			VDD = 1.8 to 5.5 V			1.6	1
		Frequency/4 mode	VDD = 2 to 5.5 V			4.8	1
			VDD = 1.8 to 5.5 V			3.2	
		Frequency/8 mode	VDD = 1.8 to 5.5 V			4.8	
f(XCIN)	Oscillation frequency (sub-clock)	Quartz-crystal oscillator				50	kHz
f(CNTR)	Timer external input frequency	CNTR				f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR		3/f(STCK)			s
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	$VDD = 0 \rightarrow 1.8 V$				100	μs
	valid supply voltage rising time						

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.





System clock (STCK) operating condition map (Mask ROM version)



ELECTRICAL CHARACTERISTICS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Тос	t conditions		Limits		Unit
Gymbol	T drameter	163		Min.	Тур.	Max.	Unit
Vон	"H" level output voltage	VDD = 5 V	IOH = -10 mA	3			V
	P0, P1, P2, D0–D5		Iон = –3 mA	4.1			
		VDD = 3 V	IOH = -5 mA	2.1			
			IOH = -1 mA	2.4			
Vон	"H" level output voltage	VDD = 5 V	Іон = –20 mA	3			V
	C, CNTR		IOH = -6 mA	4.1			
		VDD = 3 V	Iон = -10 mA	2.1			
			IOH = -3 mA	2.4			
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V
	P0, P1, P2, D0–D7, C, CNTR		IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V
	RESET		IOL = 1 mA			0.6	
		VDD = 3 V	IOL = 2 mA			0.9	
Іін	"H" level input current P0, P1, P2, D0–D5, XIN, XCIN, RESET	VI = VDD				2	μA
	CNTR, INT						
lı∟	"L" level input current P0, P1, P2, D0–D5, XIN, XCIN, RESET	VI = 0 V P0, P1 No			-2	μA	
	CNTR, INT						
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5 V	30	60	125	kΩ
., .,	P0, P1, RESET		VDD = 3 V	50	120	250	
Vt+ – Vt–	Hysteresis RESET	VDD = 5 V			1		V
		VDD = 3 V			0.4		
VT+ – VT–	Hysteresis INT	VDD = 5 V			0.6		V
		VDD = 3 V			0.3		
Vt+ – Vt–	Hysteresis CNTR	VDD = 5 V			0.2		V
		VDD = 3 V			0.2		
f(RING)	On-chip oscillator clock frequency	VDD = 5 V		200	500	700	kHz
		VDD = 3 V		100	250	400	
∆f(Xin)	Frequency error (with RC oscillation,	VDD = 5 V ± 10 %, 7				±17	%
	error of external R, C not included) (Note 1)	VDD = 3 V ± 10 %, 7	ā = 25 °C			±17	
RCOM	COM output impedance	VDD = 5 V			1.5	7.5	kΩ
	(Note 2)	VDD = 3 V			2	10	
RSEG	SEG output impedance	Vdd = 5 V			1.5	7.5	kΩ
	(Note 2)	VDD = 3 V			2	10	
RVLC	Internal resistor for LCD power supply	When dividing resis	tor 2r X 3 selected	300	480	960	kΩ
		When dividing resis	When dividing resistor $2r \times 2$ selected		320	640	
		When dividing resistor r X 3 selected		150	240	480	
		When dividing resis	tor r X 2 selected	100	160	320	

Notes 1: When RC oscillation is used, use the external 33 pF capacitor (C).

2: The impedance state is the resistor value of the output voltage.

at VLC3 level output: VO = 0.8 VLC3

at VLC2 level output: VO = 0.8 VLC2

at VLC1 level output: VO = 0.2 VLC2 + VLC1

at Vss level output: Vo = 0.2 Vss



ELECTRICAL CHARACTERISTICS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Test	conditions	Limits			Unit
-,					Min.	Тур.	Max.	
IDD	Supply current	at active mode	Vdd = 5 V	f(STCK) = f(XIN)/8		1.2	2.4	mA
		(with a ceramic resonator)	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.3	2.6	
			f(RING) = stop	f(STCK) = f(XIN)/2		1.6	3.2	
			f(XCIN) = stop	f(STCK) = f(XIN)		2.2	4.4	
			VDD = 5 V	f(STCK) = f(XIN)/8		0.9	1.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1	2	
			f(RING) = stop	f(STCK) = f(XIN)/2		1.2	2.4	
			f(XCIN) = stop	f(STCK) = f(XIN)		1.6	3.2	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.3	0.6	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.4	0.8	
			f(RING) = stop	f(STCK) = f(XIN)/2		0.5	1.0	1
			f(XCIN) = stop	f(STCK) = f(XIN)		0.7	1.4	
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μA
		(with an on-chip oscillator)	f(XIN) = stop	f(STCK) = f(RING)/4		60	120	1
			f(RING) = active	f(STCK) = f(RING)/2		80	160	1
			f(XCIN) = stop	f(STCK) = f(RING)		120	240	1
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μA
			f(XIN) = stop	f(STCK) = f(RING)/4		13	26	
			f(RING) = active	f(STCK) = f(RING)/2		19	38	1
			f(XCIN) = stop	f(STCK) = f(RING)		31	62	1
		at active mode	Vdd = 5 V	f(STCK) = f(XCIN)/8		7	14	μA
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(XCIN)/4		8	16	1
		oscillator)	f(RING) = stop	f(STCK) = f(XCIN)/2		10	20	1
			f(XCIN) = 32 kHz	f(STCK) = f(XCIN)		14	28	1
			VDD = 3 V	f(STCK) = f(XCIN)/8		5	10	μA
			f(XIN) = stop	f(STCK) = f(XCIN)/4		6	12	1
			f(RING) = stop	f(STCK) = f(XCIN)/2		7	14	1
			f(XCIN) = 32 kHz	f(STCK) = f(XCIN)		8	16	1
		at clock operation mode	f(XCIN) = 32 kHz	VDD = 5 V		6	12	μA
		(POF instruction execution)		VDD = 3 V		5	10]
		at RAM back-up mode	Ta = 25 °C			0.1	2	μA
		(POF2 instruction execution)	Vdd = 5 V				10	1
		,	VDD = 3 V				6	1

RENESAS

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS

(Mask ROM version: Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Symbol	Falameter		Min.	Тур.	Max.	- Unit	
Vrst-	Detection voltage	Ta = 25 °C	1.6	1.8	2	V	
	(reset occurs) (Note 2)	Ta = -20 to 0 °C	1.7		2.3		
		Ta = 0 to 50 °C	1.4		2.2	1	
		Ta = 50 to 85 °C	1.2		1.9	-	
	Detection voltage	Ta = 25 °C	1.7	1.9	2.1	V	
	(reset release) (Note 3)	Ta = -20 to 0 °C	1.8		2.4	_	
		Ta = 0 to 50 °C	1.5		2.3		
		Ta = 50 to 85 °C	1.3		2		
Vrst+-	Detection voltage hysteresis			0.1		V	
Vrst-							
IRST	Operation current (Note 4)	VDD = 5 V		50	100	μA	
		VDD = 3 V		30	60	1	
TRST	Detection time (Note 5)	$VDD \rightarrow (VRST^ 0.1 V)$		0.2	1.2	ms	

Notes 1: The voltage drop detection circuit is equipped with only the H version.

2: The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

3: The detection voltage (VRST*) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

4: In the H version, IRST is added to IDD (power current).

5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- 0.1 V].

6: The detection voltages (VRST⁺, VRST⁻) are set up lower than the minimum value of the supply voltage of the recommended operating conditions. As for details, refer to the LIST OF PRECAUTIONS.



(2) One Time PROM version

ABSOLUTE MAXIMUM RATINGS (One Time PROM version)

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 4.0	V
VI	Input voltage P0, P1, P2, D0–D5, RESET, INT, XIN, XCIN		-0.3 to VDD+0.3	V
VI	Input voltage CNTR		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D0–D7, RESET, CNTR	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage C, XOUT, XCOUT		-0.3 to VDD+0.3	V
Vo	Output voltage SEG0-SEG28, COM0-COM3		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C



RECOMMENDED OPERATING CONDITIONS 1

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 3.6 V, unless otherwise noted)

Cumbal	Deremeter	Con	ditions	Limits			
Symbol	Parameter	Conc	aitions	Min.	Тур.	Max.	Unit
Vdd	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		3.6	V
	(when ceramic resonator is used)	f(STCK) ≤ 2.2 MHz		2		3.6	1
		f(STCK) ≤ 1.1 MHz		1.8		3.6	1
Vdd	Supply voltage			1.8		3.6	V
	(when quartz-crystal/on-chip						
	oscillation is used)						
Vdd	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		3.6	V
	(when RC oscillation is used)						
VRAM	RAM back-up voltage	at RAM back-up mode		1.6			V
Vss	Supply voltage				0		V
VLC3	LCD power supply (Note 1)			1.8		Vdd	V
Viн	"H" level input voltage	P0, P1, P2, D0–D5		0.8Vdd		Vdd	V
		XIN, XCIN		0.7Vdd		Vdd	1
		RESET		0.85Vdd		Vdd	1
		INT		0.85VDD		Vdd	1
		CNTR		0.8Vdd		Vdd	1
VIL "	"L" level input voltage	P0, P1, P2, D0-D5		0		0.2Vdd	V
		XIN, XCIN		0		0.3Vdd	
		RESET		0		0.3Vdd	
		INT		0		0.15Vdd	
		CNTR		0		0.15Vdd	
IOн(peak)	"H" level peak output current	P0, P1, P2, D0–D5	VDD = 3 V			-10	mA
		C, CNTR	VDD = 3 V			-15	-
Iон(avg)	"H" level average output current	P0, P1, P2, D0–D5	VDD = 3 V			-5	mA
	(Note 2)	C, CNTR	VDD = 3 V			-10	1
IOL(peak)	"L" level peak output current	P0, P1, P2, D0–D7,	VDD = 3 V			12	mA
		C, CNTR					
		RESET	VDD = 3 V			4	
loL(avg)	"L" level average output current	P0, P1, P2, D0–D7,	VDD = 3 V			7	mA
	(Note 2)	C, CNTR					
		RESET	VDD = 3 V			2	1
ΣlOн(avg)	"H" level total average current	P0, P1, P2, D0-D5, C,	CNTR			-40	mA
ΣIOL(avg)	"L" level total average current	P0, P1, P2, D0–D5, C,	CNTR			60	mA
		D6, D7, RESET				60	1

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3

At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3

2: The average output current is the average value during 100 ms.




RECOMMENDED OPERATING CONDITIONS 2

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 3.6 V, unless otherwise noted)

Symbol	Parameter	Condit	ions		Limits	1	Unit
		Conditi		Min.	Тур.	Max.	
f(XIN)	Oscillation frequency	Through mode	VDD = 2.7 to 3.6 V			4.4	MHz
	(with a ceramic resonator)		VDD = 2 to 3.6 V			2.2	
			VDD = 1.8 to 3.6 V			1.1	
		Frequency/2 mode	VDD = 2.7 to 3.6 V			6	
			VDD = 2 to 3.6 V			4.4	
			VDD = 1.8 to 3.6 V			2.2	
		Frequency/4 mode	VDD = 2 to 3.6 V			6	
			VDD = 1.8 to 3.6 V			4.4	
		Frequency/8 mode	VDD = 1.8 to 3.6 V			6	
f(XIN)	Oscillation frequency	VDD = 2.7 to 3.6 V				4.4	MHz
	(at RC oscillation) (Note)						
. ,	Oscillation frequency	Through mode	VDD = 2.7 to 3.6 V			3.2	MHz
	(with a ceramic resonator selected,		VDD = 2 to 3.6 V			1.6	
	external clock input)		VDD = 1.8 to 3.6 V			0.8	
		Frequency/2 mode	VDD = 2.7 to 3.6 V			4.8	
			VDD = 2 to 3.6 V			3.2	
			VDD = 1.8 to 3.6 V			1.6	
		Frequency/4 mode	VDD = 2 to 3.6 V			4.8	
			VDD = 1.8 to 3.6 V			3.2	
		Frequency/8 mode	VDD = 1.8 to 3.6 V			4.8	
f(XCIN)	Oscillation frequency (sub-clock)	Quartz-crystal oscillator				50	kHz
f(CNTR)	Timer external input frequency	CNTR				f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR		3/f(STCK)			s
	("H" and "L" pulse width)			, í			
TPON	Power-on reset circuit	$VDD = 0 \rightarrow 1.8 V$				100	μs
	valid supply voltage rising time						

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.





System clock (STCK) operating condition map (One Time PROM version)

RENESAS

ELECTRICAL CHARACTERISTICS

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 3.6 V, unless otherwise noted)

Cumb al		Deremeter	Tee			Limits		Linit
Symbol		Parameter	Tes	t conditions	Min.	Тур.	Max.	Unit
Vон	"H" level output	voltage	VDD = 3 V	Iон = -5 mA	2.1			V
	P0, P1, P2, D0-	-D5		Iон = -1 mA	2.4			
Vон	"H" level output	voltage	Vdd = 3 V	Iон = -10 mA	2.1			V
	C, CNTR			Iон = -3 mA	2.4			
Vol	"L" level output	voltage	Vdd = 3 V	IOL = 9 mA			1.4	V
	P0, P1, P2, D0-	-D7, C, CNTR		IOL = 3 mA			0.9	1
Vol	"L" level output RESET	voltage	VDD = 3 V	IOL = 2 mA			0.9	V
Ін	"H" level input o	current	VI = VDD				2	μA
	P0, P1, P2, D0- CNTR, INT	-D5, XIN, XCIN, RESET						
lil	"L" level input c	urrent	VI = 0 V P0, P1 No p	oull-up			-2	μA
		-D5, XIN, XCIN, RESET						·
	CNTR, INT							
Rpu	Pull-up resistor	value	VI = 0 V		50	120	250	kΩ
	P0, P1, RESET		VDD = 3 V					
Vt+ – Vt–	Hysteresis RES	ET	VDD = 3 V			0.4		V
Vt+ – Vt–	Hysteresis INT		VDD = 3 V			0.3		V
Vt+ – Vt–	Hysteresis CNT	R	Vdd = 3 V			0.2		V
f(RING)	On-chip oscillat	or clock frequency	VDD = 3 V		100	250	400	kHz
∆f(XiN)	Frequency erro	r	VDD = 3 V ± 10 %, T	a = 25 °C			±17	%
	(with RC oscilla	tion,						
	error of externa	I R, C not included)						
	(Note 1)							
RCOM	COM output im	pedance (Note 2)	Vdd = 3 V			2	10	kΩ
RSEG	SEG output imp	pedance (Note 2)	Vdd = 3 V			2	10	kΩ
RVLC	Internal resistor	for LCD power supply	When dividing resistor $2r \times 3$ selected		300	480	960	kΩ
			When dividing resistor 2r X 2 selected		200	320	640	
			When dividing resistor r \times 3 selected		150	240	480	
			When dividing resistor r X 2 selected		100	160	320	1
IDD	Supply current	at active mode	VDD = 3 V	f(STCK) = f(XIN)/8		0.3	0.6	mA
		(with a ceramic resonator)	f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.4	0.8	1
			f(RING) = stop	f(STCK) = f(XIN)/2		0.6	1.2	1
			f(XCIN) = stop	f(STCK) = f(XIN)		0.9	1.8	1
		at active mode	VDD = 3 V	f(STCK) = f(RING)/8		12	24	μA
		(with an on-chip oscillator)	f(XIN) = stop	f(STCK) = f(RING)/4		17	34	1
		(f(RING) = active	f(STCK) = f(RING)/2		27	54	-
			f(XCIN) = stop	f(STCK) = f(RING)		48	96	1
		at active mode	VDD = 3 V	f(STCK) = f(XCIN)/8		5	10	μA
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(XCIN)/4		6	12	1
		oscillator)	f(RING) = stop	f(STCK) = f(XCIN)/2		7	14	-
			f(XCIN) = 32 kHz	f(STCK) = f(XCIN)/2		9	18	-
		at clock operation mode	VDD = 3 V			5	10	μA
		(POF instruction execution) f	f(Xcin) = 32 kHz					
			Ta = 25 °C			0.1	2	μA

Notes 1: When RC oscillation is used, use the external 33 pF capacitor (C).

2: The impedance state is the resistor value of the output voltage.

at VLC3 level output: VO = 0.8 VLC3

at VLC2 level output: VO = 0.8 VLC2

at VLC1 level output: VO = 0.2 VLC2 + VLC1

at Vss level output: Vo = 0.2 Vss



VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS

(**One Time PROM version:** Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Symbol	Falameter		Min.	Тур.	Max.	Unit	
Vrst-	Detection voltage	Ta = 25 °C	1.6	1.8	2	V	
	(reset occurs) (Note 2)	Ta = -20 to 0 °C	1.7		2.3		
		Ta = 0 to 50 °C	1.4		2.2	-	
		Ta = 50 to 85 °C	1.2		1.9	-	
Vrst ⁺	Detection voltage	Ta = 25 °C	1.7	1.9	2.1	V	
	(reset release) (Note 3)	Ta = -20 to 0 °C	1.8		2.4		
		Ta = 0 to 50 °C	1.5		2.3		
		Ta = 50 to 85 °C	1.3		2		
Vrst+-	Detection voltage hysteresis			0.1		V	
Vrst-							
Irst	Operation current (Note 4)	VDD = 3 V		30	60	μA	
TRST	Detection time (Note 5)	$VDD \rightarrow (VRST^ 0.1 V)$		0.2	1.2	ms	

Notes 1: The voltage drop detection circuit is equipped with only the H version.

2: The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

3: The detection voltage (VRST⁺) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

4: In the H version, IRST is added to IDD (power current).

5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST – 0.1 V].

6: The detection voltages (VRST⁺, VRST⁻) are set up lower than the minimum value of the supply voltage of the recommended operating conditions. As for details, refer to the LIST OF PRECAUTIONS.



BASIC TIMING DIAGRAM

Machine cycle Parameter Pin (signal) name			Mi	Mi+1		
System clock	STCK					
Port D output	D0D7		X			
Port D input	D0-D5					
Ports P0, P1, P2 output	P00–P03 P10–P13 P20–P23		X			×
Ports P0, P1, P2 input	P00–P03 P10–P13 P20–P23					
Interrupt input	INT					×



BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4553 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 19 Product of built-in PROM version

Table 19 shows the product of built-in PROM version. Figure 54 shows the pin configurations of built-in PROM versions. The One Time PROM version has pin-compatibility with the mask ROM version.

Part number	PROM size	RAM size	Package	ROM type	
	(X 10 bits)	(X 4 bits)	Гаскаде		
M34553G8FP	8192 words	288 words	48P6Q-A	One Time PROM [shipped in blank]	
M34553G8HFP					

(1) PROM mode

The 4553 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by muddog entry after powering on the VDD pin. In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial

I/O is used, beginning from the LSB (LSB first).

(2) Notes on handling

③For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 56 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

(3) Difference between Mask ROM version and One Time PROM version

Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, builtin ROM, and a layout pattern.

- a characteristic value
- a margin of operation
- the amount of noise-proof
- noise radiation, etc.,

Accordingly, be careful of them when swithcing.




Fig. 56 Flow of writing and test of the product shipped in blank






Fig. 57 Pin configuration of built-in PROM version

ROM CODE ACCESS PROTECTION

We would like to support a simple ROM code protection function that prevents a party other than the ROM-code owner to read and reprogram the built-in PROM code of the MCU.

First, Programmers must check the ID-code of the MCU.

If the ID-code is not blank, Programmer verifies it with the input IDcode. When the ID-codes do not match, Programmer will reject all further operations.

The MCU has each 10 bits of dedicated ROM spaces in address 009016 to 009616, as an ID-code (referred to as "the ID-code") enabling a Programmer to verify with the input ID-code and validate further operations.





Fig. 58 ROM-Code Protection ID Location

RENESAS

PACKAGE OUTLINE





REVISION HISTORY

4553 Group Data Sheet

Rev.	Date		Description	
		Page	Summary	
1.00	Jul. 23, 2003	_	First edition issued	
1.01	Sep. 17, 2003	50	Voltage drop detection circuit (only in H version) revised.	
		51	Table 15 revised.	
			Timer functions, Timer control registers, Port level, and Notes 6 and 7)	
		61	19 Voltage drop detection circuit (only in H version) revised.	
		128	Fig.57 revised.	
2.00	Feb. 24, 2004	1	FEATURES:	
			• Minimum instruction execution time: time for One Time PROM version added.	
			 Supply voltage of One Time PROM version revised. 	
		4	PERFORMANCE OVERVIEW:	
			Minimum instruction execution time: time for One Time PROM version added.	
			Supply voltage of One Time PROM version revised.	
			Power dissipation: Values only for Mask ROM version are listed.	
		29	Table 9: Timer 3; Count source and Use of output signal revised.	
		48	(1) Power-on reset : "(only for H version)" eliminated.	
			Description revised.	
			Fig.37: "(only for H version)" added to Voltage drop detection circuit.	
		50	Fig.40: Note revised.	
		58	ROM ORDERING METHOD revised.	
		61	Note on 18 Power-on reset : revised.	
		120 to 132	ELECTRICAL CHARACTERISTICS revised.	
			The table is separated to Mask ROM version and One Time PROM version.	
			Supply voltage and supply current revised mainly.	
			Note 6 is added to VOLTAGE DTOP DETECTION CIRCUIT CHARACTERISTICS.	
3.00	Jul. 09, 2004	All pages	Words standardized: On-chip oscillator	
		5	Description of RESET pin revised.	
		31	Fig.23: Note added.	
		39	Some description revised.	
		40	Fig.28: "DI" instruction added.	
		46	(5) LCD power supply circuit	
			 Internal dividing resistor revised. 	
			Fig.34 d): "VLC3, VLC2, VLC1" added.	
		47	Fig.35, Fig.36: Count revised.	
		49	Fig.38: State of quartz-crystal oscillator added.	
		61	Note on Power Source Voltage added.	
		128	RECOMMENDED OPERATING CONDITIONS 1	
			VDD (RC oscillation)	
			Max.: 3.6	

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. assumes no responsibility for any damage, ilability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for unter loss resu

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
- a mode products of country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

©2003, 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0

http://www.renesas.com