

38C5 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

REJ03B0028-0110Z

Rev.1.10

Jun 14, 2004

DESCRIPTION

The 38C5 group is the 8-bit microcomputer based on the 740 family core technology.

The 38C5 group has an LCD drive control circuit, an A/D converter, and a serial I/O as additional functions.

The various microcomputers in the 38C5 group include variations of internal memory type, memory size, and packaging. For details, refer to the section on part numbering.

FEATURES

- Basic machine-language instructions 71
- The minimum instruction execution time 0.32 μ s
(at 12.5 MHz oscillation frequency)
- Memory size
 - ROM 32 K to 60 K bytes
 - RAM 1536 to 2048 bytes
- Programmable input/output ports 59 (common to SEG: 36)
- Interrupts 17 sources, 16 vectors
(Key input interrupt included)
- Timers 8-bit \times 4, 16-bit \times 2
- Serial I/O1 8-bit \times 1 (UART or Clock-synchronized)
- Serial I/O2 8-bit \times 1 (Clock-synchronized)
- PWM 10-bit \times 2, 16-bit \times 1 (common to IGBT output)
- A/D converter 10-bit \times 8 channels
(A/D converter can be operated in low-speed mode.)
- Watchdog timer 8-bit \times 1
- LED direct drive port 6
(average current: 15 mA, peak current: 30 mA, total current: 90 mA)

- LCD drive control circuit
 - Bias 1/2, 1/3
 - Duty Static, 1/2, 1/3, 1/4, 1/8
 - Common output 4/8
 - Segment output 32/36
- Main clock generating circuit 1
(connect to external ceramic resonator or on-chip oscillator)
- Sub-clock generating circuit 1
(connect to external quartz-crystal oscillator)
- Power source voltage
 - In high-speed mode ($f(XIN) = 12.5$ MHz) 4.5 to 5.5 V
 - In high-speed mode ($f(XIN) = 8.0$ MHz) 4.0 to 5.5 V
 - In middle-speedmode ($f(XIN) = 6.0$ MHz) 1.8 to 5.5 V
 - In low-speed mode 1.8 to 5.5 V
- Power dissipation (Mask ROM version)
 - In high-speed mode Typ. 32 mW
($VCC = 5$ V, $f(XIN) = 12.5$ MHz, $T_a = 25^\circ\text{C}$)
 - In low-speed mode Typ. 18 μ W
($VCC = 2.5$ V, $f(XIN) = \text{stop}$, $f(XCIN) = 32$ kHz, $T_a = 25^\circ\text{C}$)
- Operating temperature range -20 to 85°C

APPLICATION

Household products, Consumer electronics, etc.

PIN CONFIGURATION (TOP VIEW)





Fig. 1 M38C5XMx-XXXFP pin configuration

PIN CONFIGURATION (TOP VIEW)



Package type : 80P6Q-A

Fig. 2 M38C5XM-XXXHP pin configuration




Fig. 3 Functional block diagram

PIN DESCRIPTION**Table 1 Pin description (1)**

Pin	Name	Function	Function except a port function	
VCC, VSS	Power source	• Apply power source voltage to VCC, and 0 V to VSS.		
RESET	Reset input	• Reset input pin for active “L.”		
XIN	Clock input	• Input and output pins for the main clock generating circuit. • Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. When an external clock is used, connect the clock source to XIN, and leave XOUT pin open. • Feedback resistor is built in between XIN pin and XOUT pin.		
XOUT	Clock output			
VL1, VL2, VL3	LCD power source	• Input $0 \leq VL1 \leq VL2 \leq VL3 \leq VCC$ voltage. • Input $0 - VL3$ voltage to LCD.		
COM0 – COM3	Common output	• LCD common output pins. • COM2 and COM3 are not used at 1/2 duty ratio. • COM3 is not used at 1/3 duty ratio.		
COM4/SEG35 – COM7/SEG32	Common output Segment output	• LCD common/segment output pins.		
P00/SEG8 – P07/SEG15	I/O port P0	• 8-bit I/O port. • CMOS compatible input level. • CMOS 3-state output structure. • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled in a bit unit.	• Key input interrupt input pins	
P10/SEG16 – P17/SEG23	I/O port P1	• 8-bit I/O port. • CMOS compatible input level. • CMOS 3-state output structure. • I/O direction register allows each 4-bit pin to be programmed as either input or output. • Pull-up control is enabled in 4-bit unit.		
P20/SEG0/(KW4)– P23/SEG3/(KW7)	I/O port P2	• 8-bit I/O port. • CMOS compatible input level. • CMOS 3-state output structure. • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled in a bit unit.		
P24/SEG4 – P27/SEG7				
P30/SEG24 – P37/SEG31	I/O port P3	• 8-bit I/O port. • CMOS compatible input level. • CMOS 3-state output structure. • I/O direction register allows each 4-bit pin to be programmed as either input or output. • Pull-up control is enabled in a bit unit.		
P40/RxD P41/TxD P42/SCLK1 P43/SRDY1	I/O port P4	• 8-bit I/O port. • CMOS compatible input level. • CMOS 3-state output structure. • I/O direction register allows each 4-bit pin to be programmed as either input or output. • Pull-up control is enabled in a bit unit.	• Serial I/O1 function pins	
P44/SIN2/(KW0), P45/SOUT2/(KW1), P46/SCLK2/(KW2), P47/SRDY2/(KW3),			• Serial I/O2 function pins	• Key input interrupt input pins

PIN DESCRIPTION

Table 2 Pin description (2)

Pin	Name	Function	Function except a port function	
P50/AN0/RTP0, P51/AN1/RTP1	I/O port P5	<ul style="list-style-type: none"> 8-bit I/O port. CMOS compatible input level. CMOS 3-state output structure. I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled in a bit unit. 	• AD converter input pins	• Real time port function pins
P52/AN2 – P56/AN6				
P57/AN7/ADKEY0				• ADKEY input pin
P60/XCIN, P61/XCOUT	I/O port P6	<ul style="list-style-type: none"> 8-bit I/O port. CMOS compatible input level. CMOS 3-state output structure. I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled in a bit unit. P62 to P67 (6 bits) are enabled to output large current for LED drive. 	• Sub clock generating I/O pins (oscillator connected)	
P62/INT00/(LED0), P63/TXOUT2/(LED1), P64/INT2/(LED2)			• External interrupt pin	
P65/TXOUT1/(LED3)			• Timer X output pin	
P66/INT10/ CNTR0/(LED4), P67/CNTR1/(LED5)			• External interrupt pin	
P70/C1/INT01, P71/C2/INT11			• Timer X output pin	
P72/T2OUT/ CKOUT	I/O port P7	<ul style="list-style-type: none"> 3-bit I/O port. CMOS compatible input level. CMOS 3-state output structure. I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled. 	• External interrupt pins	• External capacitor connect pins for a voltage multiplier of LCD.
P73/PWM0/T3OUT, P74/PWM1/T4OUT			• Clock output pin	• Timer 2 output pin
			• PWM output pins	• Timer 3 output pin • Timer 4 output pin
CNVSS	CNVSS	• Connect to VSS.		
VREF	Analog reference voltage	• Reference voltage input pin for A/D converter.		
AVSS	Analog power source	• GND input pin for A/D converter. Connect to VSS.		

PART NUMBERING




Fig. 4 Part numbering

GROUP EXPANSION

Renesas plans to expand the 38C5 group as follows.

Memory Type

Support for mask ROM, One Time PROM versions

Memory Size

ROM size 32 K to 60 K bytes

One Time PROM size 60 K bytes

RAM size 640 to 2048 bytes

Packages

80P6Q-A 0.5 mm-pitch plastic molded QFP

80P6U-A 0.8 mm-pitch plastic molded QFP




Fig. 5 Memory expansion plan

Currently supported products are listed below.

Table 3 Support products

As of June, 2004

Part number	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38C58M8-XXXFP	32768 (32638)	1536	80P6U-A	Mask ROM version
M38C58M8-XXXHP			80P6Q-A	Mask ROM version
M38C59MC-XXXFP	49152 (49022)	2048	80P6U-A	Mask ROM version
M38C59MC-XXXHP			80P6Q-A	Mask ROM version
M38C59MF-XXXFP	61440 (61310)	2048	80P6U-A	Mask ROM version
M38C59MF-XXXHP			80P6Q-A	Mask ROM version
M38C59GFFP	61440 (61310)	2048	80P6U-A	One Time PROM version
M38C59GFHP			80P6Q-A	One Time PROM version

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The 38C5 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST and SLW instructions cannot be used.

The STP, WIT, MUL, and DIV instructions can be used.

The central processing unit (CPU) has six registers. Figure 6 shows the 740 Family CPU register structure.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as arithmetic data transfer, etc., are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts.

The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 7.

Table 4 shows the push and pop instructions of accumulator or processor status register.

Store registers other than those described in Figure 7 with program when the user needs them during interrupts or subroutine calls.

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 6 740 Family CPU register structure




Fig. 7 Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

[Processor Status Register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

- Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

- Bit 1: Zero flag (Z)

The Z flag is set to "1" if the result of an immediate arithmetic operation or a data transfer is "0", and set to "0" if the result is anything other than "0".

- Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

- Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1".

Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

- Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. When the BRK instruction is generated, the B flag is set to "1" automatically. When the other interrupts are generated, the B flag is set to "0", and the processor status register is pushed onto the stack.

- Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

- Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

- Bit 7: Negative flag (N)

The N flag is set to "1" if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	–	SEI	SED	–	SET	–	–
Clear instruction	CLC	–	CLI	CLD	–	CLT	CLV	–

[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the control bit for the internal system clock etc.

The CPU mode register is allocated at address 003B16.

After system is released from reset, the on-chip oscillator mode is selected, and the XIN–XOUT oscillation and the XCIN–XCOUT oscillation are stopped.

When the low-, middle- or high-speed mode is used after the XIN–XOUT oscillation and the XCIN–XCOUT oscillation are enabled, wait in the on-chip oscillator mode etc. until oscillation stabilizes, and then, switch the operation mode.

When the middle- and high-speed mode are not used (XIN–XOUT oscillation and external clock input are not performed), connect XIN to VCC through a resistor.




Fig. 8 Structure of CPU mode register




Fig. 9 Switch procedure of CPU mode register

MEMORY**Special Function Register (SFR) Area**

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 10 Memory map diagram

0000 ₁₆	Port P0 (P0)	0020 ₁₆	Timer 1 (T1)
0001 ₁₆	Port P0 direction register (P0D)	0021 ₁₆	Timer 2 (T2)
0002 ₁₆	Port P1 (P1)	0022 ₁₆	Timer 3 (T3)
0003 ₁₆	Port P1 direction register (P1D)	0023 ₁₆	Timer 4 (T4)
0004 ₁₆	Port P2 (P2)	0024 ₁₆	PWM01 register (PWM01)
0005 ₁₆	Port P2 direction register (P2D)	0025 ₁₆	Timer 12 mode register (T12M)
0006 ₁₆	Port P3 (P3)	0026 ₁₆	Timer 34 mode register (T34M)
0007 ₁₆	Port P3 direction register (P3D)	0027 ₁₆	Timer 1234 mode register (T1234M)
0008 ₁₆	Port P4 (P4)	0028 ₁₆	Timer 1234 frequency division selection register (PRE1234)
0009 ₁₆	Port P4 direction register (P4D)	0029 ₁₆	Watchdog timer control register (WDTCN)
000A ₁₆	Port P5 (P5)	002A ₁₆	Timer X (low-order) (TXL)
000B ₁₆	Port P5 direction register (P5D)	002B ₁₆	Timer X (high-order) (TXH)
000C ₁₆	Port P6 (P6)	002C ₁₆	Timer X (extension) (TXEX)
000D ₁₆	Port P6 direction register (P6D)	002D ₁₆	Timer X mode register (TXM)
000E ₁₆	Port P7 (P7)	002E ₁₆	Timer X control register 1 (TXCON1)
000F ₁₆	Port P7 direction register (P7D)	002F ₁₆	Timer X control register 2 (TXCON2)
0010 ₁₆		0030 ₁₆	Compare register 1 (low-order) (COMP1L)
0011 ₁₆		0031 ₁₆	Compare register 1 (high-order) (COMP1H)
0012 ₁₆	RRF register (RRFR)	0032 ₁₆	Compare register 2 (low-order) (COMP2L)
0013 ₁₆	LCD mode register 1 (LM1)	0033 ₁₆	Compare register 2 (high-order) (COMP2H)
0014 ₁₆	LCD mode register 2 (LM2)	0034 ₁₆	Compare register 3 (low-order) (COMP3L)
0015 ₁₆	A/D control register (ADCON)	0035 ₁₆	Compare register 3 (high-order) (COMP3H)
0016 ₁₆	A/D conversion register (low-order) (ADL)	0036 ₁₆	Timer Y (low-order) (TYL)
0017 ₁₆	A/D conversion register (high-order) (ADH)	0037 ₁₆	Timer Y (high-order) (TYH)
0018 ₁₆	Transmit/receive buffer register 1 (TB1/RB1)	0038 ₁₆	Timer Y mode register (TYM)
0019 ₁₆	Serial I/O1 status register (SIO1STS)	0039 ₁₆	Timer Y control register (TYCON)
001A ₁₆	Serial I/O1 control register (SIO1CON)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART control register (UARTCON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baudrate generator (BRG)	003C ₁₆	Interrupt request register 1 (IREQ1)
001D ₁₆	Serial I/O2 control register (SIO2CON)	003D ₁₆	Interrupt request register 2 (IREQ2)
001E ₁₆	Reserved area (access disabled)	003E ₁₆	Interrupt control register 1 (ICON1)
001F ₁₆	Serial I/O2 register (SIO2)	003F ₁₆	Interrupt control register 2 (ICON2)
0FF0 ₁₆	PULL register 1 (PULL1)	0FF8 ₁₆	
0FF1 ₁₆	PULL register 2 (PULL2)	0FF9 ₁₆	
0FF2 ₁₆	PULL register 3 (PULL3)	0FFA ₁₆	
0FF3 ₁₆	Clock output control register (CKOUT)	0FFB ₁₆	
0FF4 ₁₆	Segment output disable register 0 (SEG0)	0FFC ₁₆	
0FF5 ₁₆	Segment output disable register 1 (SEG1)	0FFD ₁₆	
0FF6 ₁₆	Segment output disable register 2 (SEG2)	0FFE ₁₆	
0FF7 ₁₆	Key input control register (KIC)	0FFF ₁₆	

Fig. 11 Memory map of special function register (SFR)

I/O PORTS

Direction Registers (Ports P0–P6, P72–P74)

The I/O ports P0–P6, P72–P74 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When “0” is written to the bit of the direction register, the corresponding pin becomes an input pin. As for ports P0–P3, when “1” is written to the bit of the direction register and the segment output disable register, the corresponding pin becomes an output pin. As for ports P4–P6, P72–P74, when “1” is written to the bit of the direction register, the corresponding pin becomes an output pin.

If data is read from a pin set to output, the value of the port latch is read, not the value of the pin itself. However, when RTP1, RTP0, TXOUT1, TXOUT2, T4OUT, T3OUT and T2OUT/CKOUT output are selected, the output value is read, not the value of the port latch. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Ports P70, P71

These are input ports which are shared with the voltage multiplier. When these are read out at using the voltage multiplier, the contents are “1”.

Pull-up Control

Each individual bit of ports P0–P3 can be pulled up with a program by setting direction registers and segment output disable registers 0 to 2 (addresses 0FF416 to 0FF616).

The pin is pulled up by setting “0” to the direction register and “1” to the segment output disable register.

By setting the PULL registers (addresses 0FF016 to 0FE216), ports P4–P7 can control pull-up with a program.

However, the contents of PULL register do not affect ports programmed as the output ports.

Segment output disable register Direction register	“0”	“1”	Initial state
	“0”	“1”	
“0”	Input port No pull-up	Input port Pull-up	←
“1”	Segment output	Port output	

Fig. 12 Structure of ports P0 to P3




Fig. 13 Structure of PULL register and segment output disable register

Table 6 List of I/O port function

Pin	Name	Input/Output	I/O format	Non-port function		Related SFRs	Ref. No.	
P00/SEG8 – P07/SEG15	Port P0	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	LCD segment output		Segment output disable register 0	(1)	
P10/SEG16 – P17/SEG23	Port P1	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output			Segment output disable register 2		
P20/SEG0/(KW4)– P23/SEG3/(KW7)	Port P2	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output			Key input (key-on wakeup) interrupt input	Segment output disable register 1 Key input control register	(2)
P24/SEG4 – P27/SEG7							Segment output disable register 1	(1)
P30/SEG24 – P37/SEG31	Port P3	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	Serial I/O1 function I/O		Segment output disable register 2		
P40/RxD P41/TxD P42/SCLK1 P43/SRDY1	Port P4	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output			PULL register 3 Serial I/O1 control register Serial I/O1 status register UART control register	(3)	
							(4)	
							(5)	
					(6)			
P44/SIN2/(KW0), P45/SOUT2/(KW1), P46/SCLK2/(KW2), P47/SRDY2/(KW3)				Serial I/O2 function I/O	Key input (key-on wakeup) interrupt input	PULL register 3 Serial I/O2 control register Serial I/O2 register Key input control register	(7)	
							(8)	
							(9)	
							(10)	
P50/AN0/RTP0, P51/AN1/RTP1	Port P5	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	A/D conversion input	Real time port function output	PULL register 1 A/D control register Timer Y mode register	(11)	
						PULL register 1 A/D control register	(12)	
P52/AN2 – P56/AN6					ADKEY input		(13)	
P60/XCIN, P61/XCOUT	Port P6	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	Sub-clock oscillation circuit		PULL register 2 CPU mode register	(14)	
P62/INT00/(LED0)				External interrupt input		PULL register 2 Interrupt edge selection register		(15)
P63/TXOUT2/ (LED1)				Timer X output 2		PULL register 2 Timer X mode register Timer X control registers 1, 2		(18)
P64/INT2/(LED2)				External interrupt input		PULL register 2 Interrupt edge selection register		(17)
P65/TXOUT1/ (LED3)				Timer X output 1		PULL register 2 Timer X mode register Timer X control register 1		(18)
P66/INT10/ CNTR0/(LED4),				Timer X function input External interrupt input		PULL register 2 Interrupt edge selection register Timer X mode register Timer X control registers 1, 2		(19)
P67/CNTR1/ (LED5)	Timer Y function input		PULL register 2 Timer Y mode register		(17)			
P70/C1/INT01, P71/C2/INT11	Port P7	Input	CMOS compatible input level	External interrupt input LCD voltage multiplier input		Interrupt edge selection register LCD mode registers 1, 2	(20)	
P72/T2OUT/CKOUT P73/PWM0/T3OUT, P74/PWM1/T4OUT		Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	Timer 2 output Timer 3 output Timer 4 output	Clock output PWM output	PULL register 3 Timer 1234 mode register Timer 1234 frequency division register	(21)	
COM0–COM3	Common	Output	LCD common output	LCD common output		LCD mode registers 1, 2	(22)	
COM4/SEG35–COM7/SEG32	Common/ Segment		LCD common/segment output		LCD segment output		(23)	






Fig. 14 Port block diagram (1)


(7)Port P44




(8)Port P45




(9)Port P46



(10)Port P47



(11)Ports P50,P51



(12)Ports P52-P56






Fig. 15 Port block diagram (2)


(13) Port P57




(14) Port P60




(15) Port P61



(16) Port P62



(17) Ports P64,P67



(18) Ports P63,P65






Fig. 16 Port block diagram (3)


(19) Port P66




(20) Ports P70, P71



(21) Ports P72, P73, P74



(22) COM0 to COM3



(23) COM4/SEG35 to COM7/SEG32




Fig. 17 Port block diagram (4)

Termination of unused pins

• Termination of common pins

I/O ports: Select an input port or an output port and follow each processing method.

Output ports: Open.

Input ports: If the input level become unstable, through current flow to an input circuit, and the power supply current may increase.

Especially, when expecting low consumption current

(at STP or WIT instruction execution etc.), pull-up or pull-down input ports to prevent through current (built-in resistor can be used).

We recommend processing unused pins through a resistor which can secure IOH(avg) or IOL(avg).

Because, when an I/O port or a pin which have an output function is selected as an input port, it may operate as an output port by incorrect operation etc.

Table 7 Termination of unused pins

Pin	Termination 1 (recommend)	Termination 2	Termination 3
P00/SEG8–P07/SEG15	I/O port	When selecting SEG output, open.	–
P10/SEG16–P17/SEG23			
P20/SEG0–P27/SEG7			
P30/SEG24–P37/SEG31			
P40/RxD		When selecting RxD function, perform termination of input port.	–
P41/TxD		When selecting TxD function, perform termination of input port.	–
P42/SCLK1		When selecting external clock input, perform termination of output port.	When selecting internal clock output, perform termination of output port.
P43/ $\overline{\text{SRDY1}}$		When selecting $\overline{\text{SRDY1}}$ function, perform termination of output port.	–
P44/SIN2		When selecting SIN2 function, perform termination of input port.	–
P45/SOUT2		When selecting SOUT2 function, perform termination of output port.	–
P46/SCLK2		When selecting external clock input, perform termination of output port.	When selecting internal clock output, perform termination of output port.
P47/ $\overline{\text{SRDY2}}$		When selecting $\overline{\text{SRDY2}}$ function, perform termination of output port.	–
P50/AN0/RTP0 P51/AN1/RTP1		When selecting AN function, these pins can be opened. (A/D conversion result cannot be guaranteed.)	When selecting RTP function, perform termination of output port.
P52/AN2–P56/AN6			–
P57/AN7/ADKEY			When selecting ADKEY function, pull-up this pin through a resistor.
P60/XCIN P61/XCOUT		Do not select XCIN-XCOUT oscillation function by program.	–
P62/INT00		When selecting INT function, perform termination of input port.	–
P63/TXOUT2		When selecting TXOUT function, perform termination of output port.	–
P64/INT2		When selecting INT function, perform termination of input port.	–
P65/TXOUT1		When selecting TXOUT function, perform termination of output port.	–
P66/INT10/CNTR0		When selecting CNTR input function or INT function, perform termination of input port.	–
P67/CNTR1		When selecting CNTR input function, perform termination of input port.	–
P70/C1/INT01 P71/C2/INT11	Input port	When selecting INT function, perform termination of input port.	Do not select the C pin (voltage multiplier).
P72/T2OUT/CKOUT	I/O port	When selecting T2OUT function or CKOUT function, perform termination of output port.	–
P73/PWM0/T3OUT P74/PWM1/T4OUT		When selecting PWM, T3OUT, or T4OUT function, perform termination of output port.	–
VL3	Connect to Vcc	–	–
VL2	$\text{VL3} \leq \text{VL2} \leq \text{VL1}$	–	–
VL1	Connect to Vss	–	–
COM0–COM3	Open	–	–
COM4/SEG35–COM7/SEG32	Open	–	–
VREF	Connect to Vcc	–	–

INTERRUPTS

Interrupts occur by seventeen sources: six external, ten internal, and one software.

Interrupt Control

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by program. Interrupt request bits can be cleared by program, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupt requests occur at the same time, the interrupt with highest priority is accepted first.

Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set to "1" and the corresponding interrupt request bit is set to "0".
3. The interrupt jump destination address is read from the vector table into the program counter.

■ Notes on Interrupts

When setting the followings, the interrupt request bit may be set to "1".

- When switching external interrupt active edge

Related register: Interrupt edge selection register (address 3A16)

Timer X control register (address 2E16)

Timer Y mode register (address 3816)

- When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated

Related register: Interrupt edge selection register (address 3A16)

When not requiring the interrupt occurrence synchronous with these setting, take the following sequence.

- ①Set the corresponding interrupt enable bit to "0" (disabled).
- ②Set the interrupt edge selection bit (polarity switch bit) or the interrupt source selection bit.
- ③Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- ④Set the corresponding interrupt enable bit to "1" (enabled).

Table 7 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT0 (INT00 or INT01) (Note 3)	2	FFFB16	FFFA16	At detection of either rising or falling edge of INT0 input	External interrupt (active edge selectable)
INT1 (INT10 or INT11) (Note 3)	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
INT2	4	FFF716	FFF616	At detection of either rising or falling edge of INT2 input	Valid when INT2 interrupt is selected External interrupt (active edge selectable)
Key input (key-on wakeup)	5	FFF516	FFF416	At falling of ports P20–P23, P44–P47 input logical level AND	Valid when key input interrupt is selected External interrupt (falling valid)
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer 1	7	FFF116	FFF016	At timer 1 underflow	
Timer 2	8	FFE116	FFEE16	At timer 2 underflow	
Timer 3	9	FFED16	FFEC16	At timer 3 underflow	
Timer 4	10	FFEB16	FFEA16	At timer 4 underflow	
Serial I/O1 receive	11	FFE916	FFE816	At completion of serial I/O1 data receive	Valid only when serial I/O1 is selected
Serial I/O1 transmit	12	FFE716	FFE616	At completion of serial I/O1 transmit shift or transmit buffer is empty	Valid only when serial I/O1 is selected
Serial I/O2	13	FFE516	FFE416	At completion of serial I/O2 data transmit/receive	
CNTR0	14	FFE316	FFE216	At detection of either rising or falling edge of CNTR0 input	External interrupt (active edge selectable)
Timer Y CNTR1	15	FFE116	FFE016	At timer Y underflow At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
A/D conversion	16	FFDF16	FFDE16	At completion of A/D conversion	
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Notes 1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.

3: INT0 (INT00 or INT01), INT1 (INT10 or INT11) input pins are selected by the interrupt edge selection register (INTEDGE).




Fig. 18 Interrupt control




Fig. 19 Structure of interrupt-related registers

Key Input Interrupt (Key-on Wake-Up)

A key input interrupt request is generated by detecting the falling edge from any pin of ports P20–P23, P44–P47 that have been set to input mode. In other words, it is generated when AND of input level

goes from “1” to “0”. An example of using a key input interrupt is shown in Figure 20, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P44–P47.




Fig. 20 Connection example when using key input interrupt

A key input interrupt is controlled by the key input control register and port direction registers. When the key input interrupt is enabled, set "1" to the key input control register. A key input of any pin of ports P20–P23, P44–P47 that have been set to input mode is accepted.




Fig. 21 Structure of key input control register

TIMERS

8-Bit Timer

The 38C5 group has four built-in 8-bit timers : Timer 1, Timer 2, Timer 3, and Timer 4.

Each timer has the 8-bit timer latch. All timers are down-counters. When the timer reaches "0016", the contents of the timer latch is reloaded into the timer with the next count pulse. In this mode, the interrupt request bit corresponding to that timer is set to "1".

The count can be stopped by setting the stop bit of each timer to "1".




Fig. 22 Structure of timer related register

● Frequency Divider For Timer

Timer 1, timer 2, timer 3 and timer 4 have the frequency divider for the count source. The count source of the frequency divider is switched to X_{IN} , X_{CIN} , or the on-chip oscillator (ROSC) divided by 4 in the on-chip oscillator mode by the CPU mode register. The frequency divider is controlled by each timer division ratio selection bit. The division ratio can be selected from as follows;

$1/1$, $1/2$, $1/16$, $1/256$ of $f(X_{IN})$, $f(X_{CIN})$ or $f(ROSC)/4$.

Stop a timer to switch the division of frequency.

● Timer 1, Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When X_{CIN} is selected as the count source, a pulse input from X_{CIN} can be counted. Also, by the timer 12 mode register, each time timer 2 underflows, the signal of which polarity is inverted can be output from $P72/T2OUT$ pin.

At reset, all bits of the timer 12 mode register are set to "0," timer 1 is set to "FF16", and timer 2 is set to "0116".

When executing the STP instruction, previously set the wait time at return.

● Timer 3, Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register. Also, by the timer 34 mode register, each time timer 3 or timer 4 underflows, the signal of which polarity is inverted can be output from $P73/T3OUT$ pin or $P74/T4OUT$ pin.

● Timer 3 PWM0 Mode, Timer 4 PWM1 Mode

A PWM rectangular waveform corresponding to the 10-bit accuracy can be output from the $P73/PWM0$ pin and $P74/PWM1$ pin by setting the timer 34 mode register and PWM01 register (refer to Figure 23).

One output pulse is the short interval. Four output pulses are the long interval. The "n" is the value set in the timer 3 (address 002216) or the timer 4 (address 002316). The "ts" is one period of timer 3 or timer 4 count source. "H" width of the short interval is obtained by $n \times ts$.

However, in the long interval, "H" width of output pulse is extended for ts which is set by the PWM01 register (address 002416).

■ Notes on Timer 3 PWM0 Mode, Timer 4 PWM1 Mode

● When PWM output is suspended after starting PWM output, depending on the level of the output pulse at that time to resume an output, the delay of the one section of the short interval may be needed.

Stop at "H": No output delay

Stop at "L": Output is delayed time of $256 \times ts$

● In the PWM mode, the follows are performed every cycle of the long interval ($4 \times 256 \times ts$).

• Generation of timer 3, timer 4 interrupt requests

• Update of timer 3, timer 4

■ Writing to Timer 2, Timer 3, Timer 4

When writing to the latch only, if the write timing to the reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the reload latch.




Fig. 23 Waveform of PWM0 and PWM1




Fig. 24 Structure of Timer 1 to timer 4 related registers

16-bit Timer

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 25 Structure of timer related register

● Frequency Divider For Timer

Each timer X and timer Y have the frequency dividers for the count source. The count source of the frequency divider is switched to XIN, XCIN, or the on-chip oscillator in the on-chip oscillator mode by the CPU mode register. The division ratio of each timer can be controlled by each timer division ratio selection bit. The division ratio can be selected from as follows;

1/1, 1/2, 1/16, 1/256 of $f(XIN)$, $f(XCIN)$ or $f(ROSC)/4$.

● Timer X

The timer X count source can be selected by setting the timer X mode register. When XCIN is selected as the count source, a pulse input from XCIN can be counted.

The timer X operates as down-count. When the timer contents reach "0000₁₆", an underflow occurs at the next count pulse and the timer latch contents are reloaded. After that, the timer continues count-down. When the timer underflows, the interrupt request bit corresponding to the timer X is set to "1".

Six operating modes can be selected for timer X by the timer X mode register and timer X control register.

(1) Timer Mode

The count source can be selected by setting the timer X mode register. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension).

(2) Pulse Output Mode

Pulses of which polarity is inverted each time the timer underflows are output from the TXOUT1 pin. Except for that, this mode operates just as in the timer mode.

When using this mode, set the port sharing the TXOUT1 pin to output mode.

(3) IGBT Output Mode

After dummy output from the TXOUT1 pin, count starts with the INT0 pin input as a trigger. In the case that the timer X1 output edge switch bit is "0", when the trigger is detected or the timer X underflows, "H" is output from the TXOUT1 pin. And then, when the count value corresponds with the compare register 1 value, the TXOUT1 output becomes "L".

After noise is cleared by noise filters, judging continuous 4-time same levels with sampling clocks to be signals, the INT0 signal can use 4 types of delay time by a delay circuit.

When using this mode, set the port sharing the INT0 pin to input mode and set the port sharing the pin used as TXOUT1 or TXOUT2 function to output mode.

When the timer X output control bit 1 or 2 of the timer X control register is set to "1", the timer X count stop bit is fixed to "1" forcibly by the interrupt signal of INT1 or INT2. And then, the TXOUT1 output and TXOUT2 output can be set to "L" forcibly at the same time that the timer X stops counting.

Do not write "1" to the timer X register (extension) when using the IGBT output mode.

(4) PWM Mode

IGBT dummy output, an external trigger with the INT0 pin and output control with pins INT1 and INT2 are not used. Except for those, this mode operates just as in the IGBT output mode.

The period of PWM waveform is specified by the timer X set value. In the case that the timer X1 output edge switch bit is "0", the "H" interval is specified by the compare register 1 set value. In the case that the timer X2 output edge switch bit is "0", the "H" interval is specified by the compare registers 2 and 3 set values.

When using this mode, set the port sharing the pin used as TXOUT1 or TXOUT2 function to output mode.

Do not write "1" to the timer X register (extension) when using the PWM mode.

(5) Event Counter Mode

The timer counts signals input through the CNTR0 pin. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension). When using this mode, set the port sharing the CNTR0 pin to input mode.

In this mode, the window control can be performed by the timer 1 underflow. When the bit 5 (data for control of event counter window) of the timer X mode register is set to "1", counting is stopped at the next timer 1 underflow. When the bit is set to "0", counting is restarted at the next timer 1 underflow.

(6) Pulse Width Measurement Mode

In this mode, the count source is the output of frequency divider for timer. In this mode, timer X operates as the 18-bit counter by setting the timer X register (extension). When the bit 6 of the CNTR0 active edge switch bits is "0", counting is executed during the "H" interval of CNTR0 pin input. When the bit is "1", counting is executed during the "L" interval of CNTR0 pin input. When using this mode, set the port sharing the CNTR0 pin to input mode.




Fig. 26 Waveform of PWM/IGBT

■ Notes on Timer X

(1) Write Order to Timer X

- In the timer mode, pulse output mode, event counter mode and pulse width measurement mode, write to the following registers in the order as shown below;
the timer X register (extension),
the timer X register (low-order),
the timer X register (high-order).
Do not write to only one of them.

When the above mode is set and timer X operates as the 16-bit counter, if the timer X register (extension) is never set after reset is released, setting the timer X register (extension) is not required. In this case, write the timer X register (low-order) first and the timer X register (high-order). However, once writing to the timer X register (extension) is executed, note that the value is retained to the reload latch.

- In the IGBT output and PWM modes, do not write "1" to the timer X register (extension). Also, when "1" is already written to the timer X register, be sure to write "0" to the register before using.
Write to the following registers in the order as shown below;
the compare registers 1, 2, 3 (high- and low-order),
the timer X register (extension),
the timer X register (low-order),
the timer X register (high-order).
It is possible to use whichever order to write to the compare registers 1, 2, 3 (high- and low-order). However, write both the compare registers 1, 2, 3 and the timer X register at the same time.

(2) Read Order to Timer X

- In all modes, read the following registers in the order as shown below;
the timer X register (extension),
the timer X register (high-order),
the timer X register (low-order).
When reading the timer X register (extension) is not required, read the timer X register (high-order) first and the timer X register (low-order).
Read order to the compare registers 1, 2, 3 is not specified.
- Write to or read from the timer X register by the 16-bit unit. If reading to the timer X register during write operation or writing to it during read operation is performed, normal operation will not be performed.

(3) Write to Timer X

- Which write control can be selected by the timer X write control bit (b3) of the timer X mode register (address 2D16), writing data to both the latch and the timer at the same time or writing data only to the latch. When writing a value to the timer X address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. After reset release, when writing a value to the timer X address, the value is set into the timer and the timer latch at the same time, because they are written at the same time.
When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.
- Do not switch the timer count source during timer count operation.
Stop the timer count before switching it.

(4) Set of Timer X Mode Register

Set the write control bit of the timer X mode register to "1" (write to the latch only) when setting the IGBT output and PWM modes. Output waveform simultaneously reflects the contents of both registers at the next underflow after writing to the timer X register (high-order).

(5) Output Control Function of Timer X

- When using the output control function (INT1 and INT2) in the IGBT output mode, set the levels of INT1 and INT2 to "H" in the falling edge active or to "L" in the rising edge active before switching to the IGBT output mode.

(6) Switch of CNTR0 Active Edge

- When the CNTR0 active edge switch bits are set, at the same time, the interrupt active edge is also affected.
- When the pulse width is measured, set the bit 7 of the CNTR0 active edge switch bits to "0".




Fig. 27 Structure of Timer X related registers




Fig. 28 Block diagram of Timer Y

Timer Y

Timer Y is a 16-bit timer. The timer Y count source can be selected by setting the timer Y mode register. When $f(XCIN)$ is selected as the count source, counting can be performed regardless of $XCIN$ oscillation. However, when $XCIN$ is stopped, the external pulse input from $XCIN$ pin is counted.

Four operating modes can be selected for timer Y by the timer Y mode register. Also, the real time port can be controlled.

(1) Timer Mode

The timer Y count source can be selected by setting the timer Y mode register.

(2) Period Measurement Mode

The interrupt request is generated at rising or falling edge of $CNTR1$ pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting. Except for that, this mode operates just as in the timer mode.

The timer value just before the reloading at rising or falling of $CNTR1$ pin input is retained until the timer Y is read once after the reload.

The rising or falling timing of $CNTR1$ pin input is found by $CNTR1$ interrupt. When using this mode, set the port sharing the $CNTR1$ pin to input mode.

(3) Event Counter Mode

The timer counts signals input through the $CNTR1$ pin.

Except for that, this mode operates just as in the timer mode.

When using this mode, set the port sharing the $CNTR1$ pin to input mode.

(4) Pulse Width HL Continuously Measurement Mode

The interrupt request is generated at both rising and falling edges of $CNTR1$ pin input signal. Except for that, this mode operates just as in the period measurement mode. When using this mode, set the port sharing the $CNTR1$ pin to input mode.

■ Notes on Timer Y

● CNTR1 Interrupt Active Edge Selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.

● Timer Y Read/Write Control

- When reading from/writing to timer Y, read from/write to both the high-order and low-order bytes of timer Y. When the value is read, read the high-order bytes first and the low-order bytes next. When the value is written, write the low-order bytes first and the high-order bytes next.

Write to or read from the timer X register by the 16-bit unit. If reading from the timer Y register during write operation or writing to it during read operation is performed, normal operation will not be performed.

- Which write control can be selected by the timer Y write control bit (b0) of the timer Y control register (address 0039₁₆), writing data to both the latch and the timer at the same time or writing data only to the latch. When writing a value to the timer Y address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. After reset release, when writing a value to the timer Y address, the value is set into the timer and the timer latch at the same time, because they are set to write at the same time.

When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.

- Do not switch the timer count source during timer count operation. Stop the timer count before switching it.

● Real Time Port Control

When the real time port function is valid, data for the real time port is output from ports P50 and P51 each time the timer Y underflows. (However, if the real time port control bit is changed from "0" to "1" after the data for real time port is set, data is output independent of the timer Y operation.) When the data for the real time port is changed while the real time port function is valid, the changed data is output at the next underflow of timer Y. Before using this function, set the corresponding port direction registers to output mode.




Fig. 29 Structure of Timer X related registers

SERIAL I/O

Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O mode selection bit of the serial I/O1 control register to "1". For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.




Fig. 30 Block diagram of clock synchronous serial I/O1




Fig. 31 Operation of clock synchronous serial I/O1 function

(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by setting the serial I/O mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the

two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 32 Block diagram of UART serial I/O1




Fig. 33 Operation of UART serial I/O1 function

[Transmit Buffer Register/Receive Buffer Register (TB/RB)]

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Serial I/O1 Status Register (SIO1STS)]

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is set to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register sets all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively) to "0". Writing "0" to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also sets all the status flags to "0", including the error flags.

All bits of the serial I/O1 status register are set to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O1 Control Register (SIO1CON)]

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

[UART Control Register (UARTCON)]

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P41/TxD pin.

[Baud Rate Generator (BRG)]

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by $1/(n + 1)$, where n is the value written to the baud rate generator.

■Notes on serial I/O1

When setting transmit enable bit of serial I/O1 to "1", the serial I/O1 transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronous with the transmission enabled, take the following sequence.

- ①Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).
- ②Set the transmit enable bit to "1".
- ③Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- ④Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).




Fig. 34 Structure of serial I/O1 related registers

●Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For serial I/O2, the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

[Serial I/O2 control register] SIO2CON

The serial I/O2 control register contains 8 bits which control various serial I/O functions.




Fig. 35 Structure of serial I/O2 control registers




Fig. 36 Block diagram of serial I/O2




Fig. 37 Serial I/O2 timing

A/D CONVERTER

The 38C5 group has a 10-bit A/D converter. The A/D converter performs successive approximation conversion. The 38C5 group has the ADKEY function which performs A/D conversion of the "L" level analog input from the ADKEY pin automatically.

[A/D Conversion Register (ADL, ADH)]

One of these registers is a high-order register, and the other is a low-order register. The high-order 8 bits of a conversion result is stored in the A/D conversion register (high-order) (address 001716), and the low-order 2 bits of the same result are stored in bit 7 and bit 6 of the A/D conversion register (low-order) (address 001616).

During A/D conversion, do not read these registers.

Also, the connection between the resistor ladder and reference voltage input pin (VREF) can be controlled by the VREF input switch bit (bit 0 of address 001616). When "1" is written to this bit, the resistor ladder is always connected to VREF. When "0" is written to this bit, the resistor ladder is disconnected from VREF except during the A/D conversion.

[A/D Control Register (ADCON)]

This register controls A/D converter. Bits 2 to 0 are analog input pin selection bits. Bit 3 is an AD conversion completion bit and "0" during A/D conversion. This bit is set to "1" upon completion of A/D conversion. A/D conversion is started by setting "0" in this bit.

Bit 5 is the ADKEY enable bit. The ADKEY function is enabled by setting "1" to this bit. When this function is valid, the analog input selection bit is ignored. Also, when bit 5 is "1", do not set "0" to bit 3 by program.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVSS and VREF, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports P57/AN7–P50/AN0 and inputs it to the comparator.

[Comparator and Control Circuit]

The comparator and control circuit compare an analog input voltage with the comparison voltage and store the result in the A/D conversion register. When an A/D conversion is completed, the control circuit sets the AD conversion completion bit and the AD conversion interrupt request bit to "1."

The comparator is constructed linked to a capacitor. The conversion accuracy may be low because the change is lost if the conversion speed is not enough.

Accordingly, set $f(X_{IN})$ to at least 500 kHz during A/D conversion in the middle- or high- speed mode.

Also, do not execute the STP and WIT instructions during the A/D conversion.

In the low-speed mode, since the A/D conversion is executed by the built-in self-oscillation circuit, the minimum value of $f(X_{IN})$ frequency.




Fig. 38 Block diagram of A/D converter




Fig. 39 Structure of A/D control register

ADKEY function

The ADKEY function is used to judge the analog input voltage input from the ADKEY pin. When the A/D converter starts operating after V_{IL} ($0.7 \times V_{CC}-0.5$) or less is input, the event of analog voltage input can be judged with the A/D conversion interrupt.

This function can be used with the STP and WIT state.

As for the ADKEY function in 38C5 group, the A/D conversion of analog input voltage immediately after starting ADKEY function is not performed.

Therefore, the A/D conversion result immediately after an ADKEY function is undefined. Accordingly, when the A/D conversion result of the analog input voltage input from the ADKEY pin is required, start the A/D conversion by program after the analog input pin corresponding to ADKEY is selected.

• ADKEY Selection

When the ADKEY pin is used, set the ADKEY selection bit to "1". The ADKEY selection bit is "0", just after the A/D conversion is started.

• ADKEY Enable

The ADKEY function is enabled by writing "1" to the ADKEY enable bit. Surely, in order to enable ADKEY function, set "1" to the ADKEY enable bit, after setting the ADKEY selection bit to "1".

When the ADKEY enable bit of the AD control register is "1", the analog input pin selection bits become invalid. Please do not write "0" in the AD conversion completion bit by the program during ADKEY enabled state.

[ADKEY Control Circuit]

In order to obtain a more exact conversion result, by the A/D conversion with ADKEY, execute the following;

- set the input to the ADKEY pin into a steep falling waveform,
- stabilize the input voltage within 8 clock cycles ($1 \mu s$ at $f(X_{IN}) = 8$ MHz) after the input voltage is under V_{IL} , and
- maintain the input voltage until the completion of the A/D conversion.

The threshold voltage with an actual ADKEY pin is the voltage between V_{IH} - V_{IL} .

In order not to make ADKEY operation perform superfluously in a noise etc., in the state of the waiting for an input, set the voltage of an ADKEY pin to V_{IH} ($0.9V_{CC}$) or more.

When the following operations are performed, the A/D conversion operation cannot be guaranteed.

- When the CPU mode register is operated during A/D conversion operation,
- When the AD conversion control register is operated during A/D conversion operation,
- When the STP or WIT instruction is executed during A/D conversion operation.

LCD DRIVE CONTROL CIRCUIT

The 38C5 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output disable register
- LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 36 segment output pins and 8 common output pins can be used.

Up to 256 pixels can be controlled for an LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register, the segment output disable register, and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 8 Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixels
1	36 dots or 8 segment LCD 4 digits
2	72 dots or 8 segment LCD 6 digits
3	108 dots or 8 segment LCD 9 digits
4	144 dots or 8 segment LCD 12 digits
8	256 dots or 8 segment LCD 32 digits




Fig. 40 Structure of LCD related registers




Fig. 41 Block diagram of LCD controller/driver

Voltage Multiplier

The voltage multiplier performs threefold boosting. This circuit inputs a reference voltage for boosting from LCD power input pin VL1. Set each bit of the segment output disable registers and the LCD mode registers in the following order for operating the voltage multiplier.

1. Set the segment output disable bits (bits 0 to 19) of the segment output disable registers (SEG0, 1, 2) to "0" or "1".
2. Set the duty ratio selection bits (bits 0 to 2), the bias control bit (bit 3), the LCD circuit divider division ratio selection bits (bits 5 and 6), and the LCDCK count source selection bit (bit 7) of the LCD mode register 1 to "0" or "1".
3. Set the VL3 connection bit (bit 1 of the LCD mode register 2 (LM2)) to "1". Apply the limit voltage or less to the VL1 pin.
4. Set the voltage multiplier control bit (bit 0) of the LCD mode register 2 to "1". However, be sure to select 1/3 bias for bias control.

When voltage is input to the VL1 pin during operating the voltage multiplier, voltage that is twice as large as VL1 occurs at the VL2 pin, and voltage that is three times as large as VL1 occurs at the VL3 pin.

The voltage multiplier is controlled by the voltage multiplier control bit (bit 0 of the LCD mode register 2).

In addition, when the voltage multiplier is used, set the voltage multiplier control bit to "1" (voltage multiplier enabled) after the voltage 1.3 V or more and 2.1 V or less.

When the voltage multiplier is not used, set the VL3 connection bit to "0" (open), and apply the suitable voltage for the power supply input pins for LCD (VL1-VL3).

When VL3 connection bit is set to be connected, VL3 pin is in a high impedance state.

Bias Control and Applied Voltage to LCD Power Input Pins

Apply the voltage value shown in Table 9 according to the bias value to the LCD power input pins.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Table 9 Bias control and applied voltage to VL1–VL3

Bias value	Voltage value
1/4 bias	VL3=VLCD VL2=3/4 VLCD VL1=1/4 VLCD
1/3 bias	VL3=VLCD VL2=2/3 VLCD VL1=1/3 VLCD
1/2 bias	VL3=VLCD VL2=VL1=1/2 VLCD

Note : VLCD is the maximum value of supplied voltage for the LCD panel.

Common Pin and Duty Ratio Control

The common pins (COM0–COM7) to be used are determined by duty ratio. Select duty ratio by the duty ratio selection bits (bits 0, 1 and 2 of the LCD mode register 1). When reset is released, VCC voltage is output from the common pin.

Table 10 Duty ratio control and common pins used

Duty ratio	Duty ratio selection bits			Common pins used
	Bit 2	Bit 1	Bit 0	
1	0	0	0	COM0
2	0	0	1	COM0, COM1
3	0	1	0	COM0–COM2
4	0	1	1	COM0–COM3
8	1	1	1	COM0–COM7

Note : Unused common pin outputs the unselected waveform.

Segment Signal Output Pin

The segment signal output pins (SEG0–SEG31) are shared with ports P0–P3. When these pins are used as the segment signal output pins, set the direction registers of the corresponding pins to "1", and set the segment output disable register to "0".

Also, these pins are set to the input port after reset, the VCC voltage is output by the pull-up resistor.




Fig. 42 Example of circuit at each bias

LCD Display RAM

The 36-byte area of address 0840₁₆ to 0863₁₆ is the designated RAM for the LCD display. When "1" is written to these addresses, the corresponding segments of the LCD display panel are turned on.

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$f(\text{LCDCK}) = \frac{(\text{frequency of count source for LCDCK})}{(\text{divider division ratio for LCD})}$$

$$\text{Frame frequency} = \frac{f(\text{LCDCK})}{\text{duty ratio}}$$

at 4COM X 36SEG									at 8COM X 32SEG								
Bits Address	7	6	5	4	3	2	1	0	Bits Address	7	6	5	4	3	2	1	0
0840 ₁₆	Not used (This area can be used as normal RAM.)								0840 ₁₆	SEG0							
0841 ₁₆									0841 ₁₆	SEG1							
0842 ₁₆									0842 ₁₆	SEG2							
0843 ₁₆									0843 ₁₆	SEG3							
0844 ₁₆									0844 ₁₆	SEG4							
0845 ₁₆									0845 ₁₆	SEG5							
0846 ₁₆									0846 ₁₆	SEG6							
0847 ₁₆									0847 ₁₆	SEG7							
0848 ₁₆									0848 ₁₆	SEG8							
0849 ₁₆									0849 ₁₆	SEG9							
084A ₁₆									084A ₁₆	SEG10							
084B ₁₆									084B ₁₆	SEG11							
084C ₁₆									084C ₁₆	SEG12							
084D ₁₆									084D ₁₆	SEG13							
084E ₁₆									084E ₁₆	SEG14							
084F ₁₆									084F ₁₆	SEG15							
0850 ₁₆									0850 ₁₆	SEG16							
0851 ₁₆									0851 ₁₆	SEG17							
0852 ₁₆									0852 ₁₆	SEG18							
0853 ₁₆									0853 ₁₆	SEG19							
0854 ₁₆									0854 ₁₆	SEG20							
0855 ₁₆									0855 ₁₆	SEG21							
0856 ₁₆									0856 ₁₆	SEG22							
0857 ₁₆									0857 ₁₆	SEG23							
0858 ₁₆									0858 ₁₆	SEG24							
0859 ₁₆									0859 ₁₆	SEG25							
085A ₁₆									085A ₁₆	SEG26							
085B ₁₆									085B ₁₆	SEG27							
085C ₁₆									085C ₁₆	SEG28							
085D ₁₆									085D ₁₆	SEG29							
085E ₁₆									085E ₁₆	SEG30							
085F ₁₆									085F ₁₆	SEG31							
0860 ₁₆									0860 ₁₆	Not used (This area can be used as normal RAM.)							
0861 ₁₆									0861 ₁₆								
0862 ₁₆									0862 ₁₆								
0863 ₁₆									0863 ₁₆								
					COM3	COM2	COM1	COM0		COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0

Fig. 43 LCD display RAM map




Fig. 44 LCD drive waveform (1/2 bias)




Fig. 45 LCD drive waveform (1/3 bias)

WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit counter.

Initial Value of Watchdog Timer

At reset or writing to the watchdog timer control register, each watchdog timer is set to "FF16." Instructions such as STA, LDM and CLB to generate the write signals can be used.

The written data in bits 0 to 5 are not valid, and the above values are set.

Standard Operation of Watchdog Timer

The watchdog timer is in the stop state at reset and the watchdog timer starts to count down by writing an optional value in the watchdog timer control register. An internal reset occurs at an underflow of the watchdog timer. Then, reset is released after the reset release time is elapsed, the program starts from the reset vector address. Normally, writing to the watchdog timer control register before an underflow of the watchdog timer is programmed. If writing to the watchdog timer control register is not executed, the watchdog timer does not operate.

When reading the watchdog timer control register is executed, the contents of the high-order 6-bit counter and the STP instruction disable bit (bit 6), and the count source selection bit (bit 7) are read out. When the STP instruction disable bit is "0", the STP instruction is valid. The STP instruction is disabled by writing to "1" to this bit. In this time, when the STP instruction is executed, it is handled as the undefined instruction, the internal reset occurs. This bit cannot be set to "0" by program. This bit is "0" after reset.

The time until the underflow of the watchdog timer register after writing to the watchdog timer control register is executed is as follows (when the bit 7 of the watchdog timer control register is "0") ;

- at high-speed and middle-speed mode ($f(XIN) = 8 \text{ MHz}$): 32.768 ms
- at low-speed mode ($f(XCIN) = 32 \text{ KHz}$): 8.19s

Note

The watchdog timer continues to count even during the wait time set by timer 1 and timer 2 to release the stop state and in the wait mode. Accordingly, do not underflow the watchdog timer in this time.




Fig. 46 Block diagram of Watchdog timer




Fig. 47 Structure of Watchdog timer control register

CLOCK OUTPUT FUNCTION

A system clock ϕ can be output from I/O port P72. The triple function of I/O port, timer 2 output function and system clock ϕ output function are controlled by the clock output control register (address 0FF3₁₆) and the timer 2 output selection bit of the timer 12 mode register (address 0025₁₆).

In order to output a system clock ϕ from I/O port P72, set the timer 2 output selection bit to "1" and P72 clock output control bits of the clock output control register to "01". In order to output the same signal as oscillation frequency of sub clock XCIN, set the P72 clock output control bits to "10". When the clock output function is selected, a clock is output while the direction register of port P72 is set to the output mode.

P72 is switched to the port output or the output (timer 2 output or the clock output) except port at the cycle after the P72 clock output control bits are switched.




Fig. 48 Structure of clock output control register




Fig. 49 Block diagram of Clock output function

Other function registers

The RRF register (address 001216) is the 8-bit register and does not have the control function.

As for the value written in this register, high-order 4 bits and low-order 4 bits interchange.

It is initialized after reset.




Fig. 50 Structure of RRF register

RESET CIRCUIT

To reset the microcomputer, $\overline{\text{RESET}}$ pin should be held at an "L" level for 2 μs or more. Then the $\overline{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between V_{CC} (min.) and 5.5 V, and the quartz-crystal oscillator should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD₁₆ (high-order byte) and address FFFC₁₆ (low-order byte). Make sure that the reset input voltage meets V_{IL} spec. when a power source voltage passes V_{CC} (min.).




Fig. 51 Reset circuit example




Fig. 52 Reset sequence

	Address	Register contents		Address	Register contents
(1) Port P0	0000 ₁₆	00 ₁₆	(35) Timer X (low-order)	002A ₁₆	FF ₁₆
(2) Port P0 direction register	0001 ₁₆	00 ₁₆	(36) Timer X (high-order)	002B ₁₆	FF ₁₆
(3) Port P1	0002 ₁₆	00 ₁₆	(37) Timer X (extension)	002C ₁₆	00 ₁₆
(4) Port P1 direction register	0003 ₁₆	00 ₁₆	(38) Timer X mode register	002D ₁₆	00 ₁₆
(5) Port P2	0004 ₁₆	00 ₁₆	(39) Timer X control register 1	002E ₁₆	00 ₁₆
(6) Port P2 direction register	0005 ₁₆	00 ₁₆	(40) Timer X control register 2	002F ₁₆	00 ₁₆
(7) Port P3	0006 ₁₆	00 ₁₆	(41) Compare register 1 (low-order)	0030 ₁₆	00 ₁₆
(8) Port P3 direction register	0007 ₁₆	00 ₁₆	(42) Compare register 1 (high-order)	0031 ₁₆	00 ₁₆
(9) Port P4	0008 ₁₆	00 ₁₆	(43) Compare register 2 (low-order)	0032 ₁₆	00 ₁₆
(10) Port P4 direction register	0009 ₁₆	00 ₁₆	(44) Compare register 2 (high-order)	0033 ₁₆	00 ₁₆
(11) Port P5	000A ₁₆	00 ₁₆	(45) Compare register 3 (low-order)	0034 ₁₆	00 ₁₆
(12) Port P5 direction register	000B ₁₆	00 ₁₆	(46) Compare register 3 (high-order)	0035 ₁₆	00 ₁₆
(13) Port P6	000C ₁₆	00 ₁₆	(47) Timer Y (low-order)	0036 ₁₆	FF ₁₆
(14) Port P6 direction register	000D ₁₆	00 ₁₆	(48) Timer Y (high-order)	0037 ₁₆	FF ₁₆
(15) Port P7	000E ₁₆	00 ₁₆	(49) Timer Y mode register	0038 ₁₆	00 ₁₆
(16) Port P7 direction register	000F ₁₆	00 ₁₆	(50) Timer Y control register	0039 ₁₆	00 ₁₆
(17) RRF register (RRFR)	0012 ₁₆	00 ₁₆	(51) Interrupt edge selection register	003A ₁₆	00 ₁₆
(18) LCD mode register 1	0013 ₁₆	00 ₁₆	(52) CPU mode register	003B ₁₆	0 1 1 0 1 0 0 0
(19) LCD mode register 2	0014 ₁₆	00 ₁₆	(53) Interrupt request register 1	003C ₁₆	00 ₁₆
(20) A/D control register	0015 ₁₆	08 ₁₆	(54) Interrupt request register 2	003D ₁₆	00 ₁₆
(21) Serial I/O1 status register	0019 ₁₆	1 0 0 0 0 0 0 0	(55) Interrupt control register 1	003E ₁₆	00 ₁₆
(22) Serial I/O1 control register	001A ₁₆	00 ₁₆	(56) Interrupt control register 2	003F ₁₆	00 ₁₆
(23) UART control register	001B ₁₆	1 1 1 0 0 0 0 0	(57) PULL register 1	0FF0 ₁₆	00 ₁₆
(24) Serial I/O2 control register	001D ₁₆	00 ₁₆	(58) PULL register 2	0FF1 ₁₆	00 ₁₆
(25) Timer 1	0020 ₁₆	FF ₁₆	(59) PULL register 3	0FF2 ₁₆	00 ₁₆
(26) Timer 2	0021 ₁₆	01 ₁₆	(60) Clock output control register	0FF3 ₁₆	00 ₁₆
(27) Timer 3	0022 ₁₆	FF ₁₆	(61) Segment output disable register 0	0FF4 ₁₆	FF ₁₆
(28) Timer 4	0023 ₁₆	FF ₁₆	(62) Segment output disable register 1	0FF5 ₁₆	FF ₁₆
(29) PWM01 register	0024 ₁₆	00 ₁₆	(63) Segment output disable register 2	0FF6 ₁₆	0F ₁₆
(30) Timer 12 mode register	0025 ₁₆	00 ₁₆	(64) Key input control register	0FF7 ₁₆	00 ₁₆
(31) Timer 34 mode register	0026 ₁₆	00 ₁₆	(65) Flash memory control register	0FFE ₁₆	X X X 0 0 0 0 1
(32) Timer 1234 mode register	0027 ₁₆	00 ₁₆	(66) Processor status register	(PS)	X X X X X 1 X X
(33) Timer 1234 frequency division selection register	0028 ₁₆	00 ₁₆	(67) Program counter	(PCH)	FFFD ₁₆ contents
(34) Watchdog timer control register	0029 ₁₆	0 0 1 1 1 1 1 1		(PCL)	FFFC ₁₆ contents

X: Not fixed
 Since the initial values for other than above mentioned registers and RAM contents are indefinite at reset, they must be set.

Fig. 53 Internal status at reset

CLOCK GENERATING CIRCUIT

The oscillation circuit of 38C5 group can be formed by connecting an oscillator, capacitor and resistor between XIN and XOUT (XCIN and XCOUT). To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The clocks that are externally generated cannot be directly input to XCIN. Use the circuit constants in accordance with the oscillator manufacturer's recommended values. No external resistor is needed between XCIN and XCOUT since a feed-back resistor exists on-chip. (An external feed-back resistor may be needed depending on conditions.) However, an about 10 M Ω external feed-back resistor is needed between XCIN and XCOUT. Immediately after reset is released, only the on-chip oscillator starts oscillating, XIN-XOUT oscillation stops oscillating, and XCIN and XCOUT pins function as I/O ports.

Frequency Control

(1) On-chip oscillation Mode

The system clock ϕ is the on-chip oscillator oscillation divided by 32.

(2) Middle-speed Mode

The system clock ϕ is the frequency of XIN divided by 8.

(3) High-speed Mode

The system clock ϕ is half the frequency of XIN.

(4) Low-speed Mode

The system clock ϕ is half the frequency of sub clock.

After reset release and when system returns from the stop mode, the on-chip oscillator mode is selected.

Refer to the clock state transition diagram for the setting of transition to each mode.

The XIN-XOUT oscillation is controlled by the bit 5 of CPUM, and the sub-clock oscillation is controlled by the bit 4 of CPUM. When the mode is switched to the on-chip oscillator mode, set the bit 3 of CPUM to "1".

In the on-chip oscillator mode, the oscillation by the oscillator can be stopped. In the low-speed mode, the power consumption can be reduced by stopping the XIN-XOUT oscillation.

When the mode is switched from the on-chip oscillator mode to the low-speed mode, the on-chip oscillator is stopped.

Set enough time for oscillation to stabilize by programming to re-start the stopped oscillation and switch the operation mode. Also, set enough time for oscillation to stabilize by programming to switch the timer count source.

■ Notes on Clock Generating Circuit

If you switch the mode between on-chip oscillator mode, middle/high-speed mode and low-speed mode, stabilize both XIN and XCIN oscillations. Especially be careful immediately after power-on and at returning from stop mode. Refer to the clock state transition diagram for the setting of transition to each mode. Set the frequency in the condition that $f(XIN) > 3 \cdot f(XCIN)$.

When the middle- and high-speed mode are not used (XIN-XOUT oscillation and external clock input are not performed), connect XIN to VCC through a resistor.

Oscillation Control

(1) Stop Mode

If the STP instruction is executed, the system clock ϕ stops at an "H" level, and main clock and sub-clock oscillators stop.

In this time, values set previously to timer 1 latch and timer 2 latch are loaded automatically to timer 1 and timer 2. Set the values to generate the wait time required for oscillation stabilization to timer 1 latch and timer 2 latch (low-order 8 bits of timer 1 and high-order 8 bits of timer 2) before the STP instruction.

The frequency divider for timer 1 is used for the timer 1 count source, and the output of timer 1 is forcibly connected to timer 2. In this time, bits 0 to 5 of the timer 12 mode register are cleared to "0".

The values of the timer 12 frequency divider selection register are not changed.

Set the interrupt enable bits of the timer 1 and timer 2 to be disabled ("0") before executing the STP instruction.

When an external interrupt is received, the clock oscillated before stop mode and the on-chip oscillator start oscillating.

However, bit 3 of CPUM is set to "1" forcibly and system returns to the on-chip oscillator mode.

Oscillator restarts when reset occurs or an interrupt request is received, but the system clock ϕ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

(2) Wait Mode

If the WIT instruction is executed, only the system clock ϕ stops at an "H" state. The states of main clock, on-chip oscillator and sub clock are the same as the state before executing the WIT instruction, and oscillation does not stop. Since supply of system clock ϕ is started immediately after the interrupt is received, the instruction can be executed immediately.




Fig. 54 Ceramic resonator circuit example






Fig. 55 External clock input circuit



Notes 1: When the XCIN-XCOUT oscillation is selected as the system clock, set the port Xc switch bit to “1”.

2: Although a feed-back resistor exists on-chip, an external feed-back resistor may be needed depending on conditions.

Fig. 56 Clock generating circuit block diagram



- Notes 1: Switch the mode by the arrows shown between the mode blocks.
 The all modes can be switched to the stop mode or the wait mode.
 2: Timer and LCD operate in the wait mode. System is returned to the source mode when the wait mode is ended.
 3: CM4, CM5 and CM6 are retained in the stop mode.
 System is returned to the on-chip oscillator mode (CM3=1, CM7=0).
 4: When the stop mode is ended, set the oscillation stabilizing wait time in the on-chip oscillator mode.
 5: When the stop mode is ended, set the initial value to CM6 (CM6=1).
 6: Execute the transition after the oscillation used in the destination mode is stabilized.
 7: When system goes to on-chip oscillator mode, the oscillation stabilizing wait time is not needed.
 8: Do not go to the high-speed mode from the on-chip oscillator mode.
 9: Write the proper values for destination mode beforehand.
 10: The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin.
 $f(\text{ROSC})$ indicates the oscillation frequency of on-chip oscillator.

Fig. 57 State transitions of system clock

NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1," then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing an SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n+1)$.
- The timers share the one frequency divider to generate the count source. Accordingly, when each timer starts operating, initializing the frequency divider is not executed. Therefore, when the frequency divider is selected for the count source, the delay of the maximum one cycle of the count source is generated until the timer starts counting or the waveform is output from timer starts operating. Also, the count source cannot be checked externally.

Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1."

Serial I/O continues to output the final bit from the Tx pin after transmission is completed.

A/D Converter

The comparator is constructed linked to a capacitor. The conversion accuracy may be low because the change is lost if the conversion speed is not enough.

Accordingly, set $f(\text{XIN})$ to at least 500 kHz during A/D conversion in the middle- or high- speed mode.

Also, do not execute the STP and WIT instructions during the A/D conversion.

In the low-speed mode, since the A/D conversion is executed by the built-in self-oscillation circuit, the minimum value of $f(\text{XIN})$ frequency.

Instruction Execution Time

The instruction execution time is obtained by multiplying the number of cycles shown in the list of machine instructions by the period of the internal clock ϕ .

NOTES ON USE**VL3 pin**

When LCD drive control circuit is not used, connect VL3 to VCC.

Countermeasures against noise

The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

(1) Shortest wiring length**① Wiring for $\overline{\text{RESET}}$ pin**

Make the length of wiring which is connected to the $\overline{\text{RESET}}$ pin as short as possible. Especially, connect a capacitor across the $\overline{\text{RESET}}$ pin and the Vss pin with the shortest possible wiring (within 20 mm).

● Reason

The width of a pulse input into the $\overline{\text{RESET}}$ pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the $\overline{\text{RESET}}$ pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 58 Wiring for the $\overline{\text{RESET}}$ pin

② Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

● Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 59 Wiring for clock I/O pins

(2) Connection of bypass capacitor across Vss line and Vcc line

Connect an approximately 0.1 μF bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.




Fig. 60 Bypass capacitor across the Vss line and the Vcc line

(3) Oscillator concerns

In order to obtain the stabilized operation clock on the user system and its condition, contact the oscillator manufacturer and select the oscillator and oscillation circuit constants. Be careful especially when range of voltage and temperature is wide.

Also, take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

① Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

● Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

② Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

● Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 61 Wiring for a large current signal line/Writing of signal lines where potential levels change frequently

(4) Analog input

The analog input pin is connected to the capacitor of a voltage comparator. Accordingly, sufficient accuracy may not be obtained by the charge/discharge current at the time of A/D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A/D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.

(5) Difference of memory type and size

When Mask ROM and PROM version and memory size differ in one group, actual values such as an electrical characteristics, A/D conversion accuracy, and the amount of -proof of noise incorrect operation may differ from the ideal values.

When these products are used switching, perform system evaluation for each product of every after confirming product specification.

(6) Wiring to VPP pin of One Time PROM version

Connect an approximately 10 kΩ resistor to the VPP pin at the shortest possible in series and also to the VSS pin.

Note: Even when a circuit which included an approximately 10 kΩ resistor is used in the Mask ROM version, the microcomputer operates correctly.

● Reason

The VPP pin of the One Time PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the built-in PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 62 Wiring for the VPP pin of One Time PROM

Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between the mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One Time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

1. Mask ROM Order Confirmation Form*
2. Mark Specification Form*
3. Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk

* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology" Homepage (<http://www.renesas.com/en/rom/>).

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Table 11 Absolute maximum ratings (Mask ROM version)

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Power source voltage	All voltages are based on V _{SS} . Output transistors are cut off.	−0.3 to 6.5	V
V _I	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P74		−0.3 to V _{CC} +0.3	V
V _I	Input voltage V _{L1}		−0.3 to V _{L2}	V
V _I	Input voltage V _{L2}		V _{L1} to V _{L3}	V
V _I	Input voltage V _{L3}		V _{L2} to 6.5	V
V _I	Input voltage C1, C2		−0.3 to 6.5	V
V _I	Input voltage RESET, X _{IN}		−0.3 to V _{CC} +0.3	V
V _O	Output voltage C1, C2		−0.3 to 6.5	V
V _O	Output voltage P00–P07, P10–P17, P20–P27, P30–P37	At output port	−0.3 to V _{CC}	V
		At segment output	−0.3 to V _{L3}	
V _O	Output voltage P40–P47, P50–P57, P60–P67, P72–P74		−0.3 to V _{CC} +0.3	V
V _O	Output voltage V _{L3}		−0.3 to 6.5	V
V _O	Output voltage V _{L2} , SEG ₃₂ –SEG ₃₅		−0.3 to V _{L3}	V
V _O	Output voltage X _{OUT}		−0.3 to V _{CC} + 0.3	V
P _d	Power dissipation	T _a = 25°C	300	mW
T _{opr}	Operating temperature		−20 to 85	°C
T _{stg}	Storage temperature		−40 to 125	°C

Recommended Operating Conditions

Table 12 Recommended operating conditions (Mask ROM version)

(Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter			Limits			Unit
				Min.	Typ.	Max.	
Vcc	Power source voltage (Note 1)	High-speed mode	f(XIN) = 12.5 MHz	4.5	5.0	5.5	V
			f(XIN) = 8 MHz	4.0	5.0	5.5	V
			f(XIN) = 6 MHz	3.0	5.0	5.5	V
			f(XIN) = 4 MHz	2.0	5.0	5.5	V
		Middle-speed mode	f(XIN) = 12.5 MHz	3.0	5.0	5.5	V
			f(XIN) = 8 MHz	2.0	5.0	5.5	V
			f(XIN) = 6 MHz	1.8	5.0	5.5	V
		Low-speed mode	1.8	5.0	5.5	V	
Oscillation start voltage (Note 2)	0.15 × f + 1.3			V			
VSS	Power source voltage				0		V
VLI	VLI input voltage	Voltage multiplier is used		1.3	1.8	2.1	V
VREF	A/D converter reference voltage			2.0		Vcc	V
AVSS	Analog power source voltage				0		V
VIA	Analog input voltage AN0–AN7			AVss		Vcc	V
VIH	“H” input voltage	P00–P07, P10–P17, P24–P27, P30–P37, P41, P43, P50–P57, P60(CM4=0), P61, P65, P72–P74		0.7Vcc		Vcc	V
VIH	“H” input voltage	P20–P23, P40, P42, P44–P47, P62–P64, P66–P67, P70, P71		0.8Vcc		Vcc	V
VIH	“H” input voltage	RESET		0.8Vcc		Vcc	V
VIH	“H” input voltage	XIN		0.8Vcc		Vcc	V
VIL	“L” input voltage	P00–P07, P10–P17, P24–P27, P30–P37, P41, P43, P50–P57, P60(CM4=0), P61, P65, P72–P74		0		0.3Vcc	V
VIL	“L” input voltage	P20–P23, P40, P42, P44–P47, P62–P64, P66–P67, P70, P71		0		0.2Vcc	V
VIL	“L” input voltage	RESET		0		0.2Vcc	V
VIL	“L” input voltage	XIN		0		0.2Vcc	V

Notes 1: When the A/D converter is used, refer to the recommended operating conditions of the A/D converter.

2: The oscillation start voltage and the oscillation start time differ in accordance with an oscillator, a circuit constant, or temperature, etc.

When power supply voltage is low and the high frequency oscillator is used, an oscillation start will require sufficient conditions.

f: Oscillation frequency (MHz) of oscillator. When the 8 MHz oscillation is used, assign "8" to "f".

Table 13 Recommended operating conditions (Mask ROM version)(V_{CC} = 1.8 to 5.5 V, T_a = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$\Sigma I_{OH}(\text{peak})$	"H" total peak output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37, P72–P74			–40	mA
$\Sigma I_{OH}(\text{peak})$	"H" total peak output current (Note 1) P40–P47, P50–P57, P60–P67			–40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37, P72–P74			40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current (Note 1) P40–P47, P50–P57, P60, P61			40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current (Note 1) P62–P67			110	mA
$\Sigma I_{OH}(\text{avg})$	"H" total average output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37, P72–P74			–20	mA
$\Sigma I_{OH}(\text{avg})$	"H" total average output current (Note 1) P40–P47, P50–P57, P60–P67			–20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37, P72–P74			20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current (Note 1) P40–P47, P50–P57, P60, P61			20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current (Note 1) P62–P67			90	mA
$I_{OH}(\text{peak})$	"H" peak output current (Note 2) P00–P07, P10–P17, P20–P27, P30–P37			–2	mA
$I_{OH}(\text{peak})$	"H" peak output current (Note 2) P40–P47, P50–P57, P60–P67, P72–P74			–5	mA
$I_{OL}(\text{peak})$	"L" peak output current (Note 2) P00–P07, P10–P17, P20–P27, P30–P37			5.0	mA
$I_{OL}(\text{peak})$	"L" peak output current (Note 2) P40–P47, P50–P57, P60, P61, P72–P74			10	mA
$I_{OL}(\text{peak})$	"L" peak output current (Note 2) P62–P67			30	mA
$I_{OH}(\text{avg})$	"H" average output current (Note 3) P00–P07, P10–P17, P20–P27, P30–P37			–1.0	mA
$I_{OH}(\text{avg})$	"H" average output current (Note 3) P40–P47, P50–P57, P60–P67, P72–P74			–2.5	mA
$I_{OL}(\text{avg})$	"L" average output current (Note 3) P00–P07, P10–P17, P20–P27, P30–P37			2.5	mA
$I_{OL}(\text{avg})$	"L" average output current (Note 3) P40–P47, P50–P57, P60, P61, P72–P74			5.0	mA
$I_{OL}(\text{avg})$	"L" average output current (Note 3) P62–P67			15	mA

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2: The peak output current is the peak current flowing in each port.

3: The average output current is average value measured over 100 ms.

Table 14 Recommended operating conditions (Mask ROM version)(V_{CC} = 1.8 to 5.5 V, T_a = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
f(CNTR0)	Timer X and Timer Y	(4.5 V ≤ V _{CC} ≤ 5.5 V)			6.25	MHz
f(CNTR1)	Input frequency (duty cycle 50%)	(4.0 V ≤ V _{CC} < 4.5 V)			4.0	MHz
		(2.0 V ≤ V _{CC} < 4.0 V)			V _{CC}	MHz
		(V _{CC} < 2.0 V)			5×V _{CC} -8	MHz
f(XIN)	Main clock input frequency (duty cycle 50%) (Note 1)	High-speed mode (4.5 V < V _{CC} ≤ 5.5 V)			12.5	MHz
		High-speed mode (4.0 V < V _{CC} ≤ 4.5 V)			9×V _{CC} -28	MHz
		High-speed mode (2.0 V ≤ V _{CC} ≤ 4.0 V)			2×V _{CC}	MHz
		Middle-speed mode (Notes 3, 4) (3.0 V ≤ V _{CC} ≤ 5.5 V)			12.5	MHz
		Middle-speed mode (Notes 3, 4) (2.0 V ≤ V _{CC} ≤ 5.5 V)			8.0	MHz
		Middle-speed mode (Notes 3, 4)			6.0	MHz
f(XCIN)	Sub-clock oscillation frequency (duty cycle 50%) (Notes 2, 4)			32.768	80	kHz

Notes 1: When the A/D converter is used, refer to the recommended operating conditions of the A/D converter.**2:** When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.**3:** When the timer X dividing frequency selection bit and timer Y dividing frequency selection bit are "01(1/1 × φSOURCE)" or "10(1/2 × φSOURCE)", the limits at the high-speed mode are suitable for the recommended operating condition of main clock input frequency f(XIN).**4:** The oscillation start voltage and the oscillation start time differ in accordance with an oscillator, a circuit constant, or temperature, etc. When power supply voltage is low and the high frequency oscillator is used, an oscillation start will require sufficient conditions.

Electrical Characteristics

Table 15 Electrical characteristics (Mask ROM version)

(V_{CC} = 4.0 to 5.5 V, T_a = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	“H” output voltage P00–P07, P10–P17, P20–P27, P30–P37	I _{OH} = –2.5 mA	V _{CC} –2.0			V
		I _{OH} = –0.6 mA	V _{CC} –1.0			V
		V _{CC} = 2.5 V				
VOH	“H” output voltage P40–P47, P50–P57, P60–P67, P72–P74 (Note)	I _{OH} = –5 mA	V _{CC} –2.0			V
		I _{OH} = –1.25 mA	V _{CC} –0.5			V
		I _{OH} = –1.25 mA V _{CC} = 2.5 V	V _{CC} –1.0			V
VOL	“L” output voltage P00–P07, P10–P17, P20–P27, P30–P37	I _{OL} = 5 mA			2.0	V
		I _{OL} = 1.25 mA			0.5	V
		I _{OL} = 1.25 mA V _{CC} = 2.5 V			1.0	V
VOL	“L” output voltage P40–P47, P50–P57, P60, P61, P72–P74 (Note)	I _{OL} = 10 mA			2.0	V
		I _{OL} = 2.5 mA			0.5	V
		I _{OL} = 2.5 mA V _{CC} = 2.5 V			1.0	V
VOL	“L” output voltage P62–P67	I _{OL} = 15 mA			2.0	V
		I _{OL} = 3.0 mA			0.8	V
		V _{CC} = 2.5 V				
VT+–VT-	Hysteresis INT00, INT01, INT10, INT11, INT2, CNTR0, CNTR1, KW0–KW7			0.5		V
VT+–VT-	Hysteresis SIN2, SCLK1, SCLK2, RxD			0.5		V
VT+–VT-	Hysteresis RESET	V _{CC} = 2.0 V on RESET		0.5		V
I _{IH}	“H” input current P00–P07, P10–P17, P20–P27, P30–P37	V _I = V _{CC}			5.0	μA
I _{IH}	“H” input current P40–P47, P50–P57, P60–P67, P70–P74	V _I = V _{CC}			5.0	μA
I _{IH}	“H” input current RESET	V _I = V _{CC}			5.0	μA
I _{IH}	“H” input current XIN	V _I = V _{CC}		4.0		μA
I _{IL}	“L” input current P00–P07, P10–P17, P20–P27, P30–P37	V _I = V _{SS} Pull-up “OFF”			–5.0	μA
		V _{CC} = 5.0 V, V _I = V _{SS} Pull-up “ON”	–60	–120	–240	μA
		V _{CC} = 3.0 V, V _I = V _{SS} Pull-up “ON”	–25	–50	–100	μA
I _{IL}	“L” input current P40–P47, P50–P57, P60–P67, P72–P74	V _I = V _{SS} Pull-up “OFF”			–5.0	μA
		V _{CC} = 5.0 V, V _I = V _{SS} Pull-up “ON”	–30	–70	–140	μA
		V _{CC} = 3.0 V, V _I = V _{SS} Pull-up “ON”	–6.5	–25	–45	μA
I _{IL}	“L” input current RESET	V _I = V _{SS}			–5.0	μA
I _{IL}	“L” input current XIN	V _I = V _{SS}		–4.0		μA
ROSC	On-chip oscillator frequency	V _{CC} = 5 V, T _a = 25 °C	2500	5000	7500	kHz

Note: When the port Xc switch bit (bit 4 of address 003B16) of CPU mode register is “1”, the drivability of P61 is different from the above.

Table 16 Electrical characteristics (Mask ROM version)(V_{CC} = 1.8 to 5.5 V, T_a = -20 to 85°C, f(XCIN) = 32.768 kHz, output transistors in the cut-off state, AD converter stopped, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit		
					Min.	Typ.	Max.			
VRAM	RAM hold voltage	When clock is stopped			1.8		5.5	V		
ICC	Power source current	High-speed mode	Vcc = 5 V	f(XIN) = 12.5 MHz		6.4	13	mA		
				f(XIN) = 12.5 MHz (in WIT state)			1.5	3.0	mA	
				f(XIN) = 4 MHz			1.5	3.0	mA	
			Vcc = 2.5 V	f(XIN) = 4 MHz		0.6	1.2	mA		
				f(XIN) = 4 MHz (in WIT state)			0.3	0.6	mA	
				f(XIN) = 2 MHz			0.4	0.8	mA	
			Middle-speed mode	Vcc = 5 V	f(XIN) = 12.5 MHz		2.5	5.0	mA	
					f(XIN) = 12.5 MHz (in WIT state)			1.5	3.0	mA
					f(XIN) = 4 MHz			0.8	1.6	mA
		Vcc = 2.5 V		f(XIN) = 8 MHz		0.5	1.0	mA		
				f(XIN) = 8 MHz (in WIT state)			0.3	0.6	mA	
				f(XIN) = 4 MHz			0.3	0.6	mA	
		Low-speed mode	Vcc = 5 V	f(XIN) = stop		13	26	μA		
				in WIT state			5.5	11	μA	
			Vcc = 2.5 V	f(XIN) = stop		7.0	14	μA		
				in WIT state			3.5	7.0	μA	
		On-chip oscillator mode f(XIN), f(XCIN) = stop			Vcc = 5 V		270	540	μA	
					Vcc = 2.5 V			35	90	μA
					Vcc = 2.5 V (in WIT state)			25	75	μA
		All oscillations stopped (in STP state)			Ta = 25 °C		0.1	1.0	μA	
					Ta = 85 °C				10	μA
		Current increased at A/D converter operating			f(XIN) = 12.5 MHz, Vcc = 5 V in middle- or high-speed mode			0.5		mA
					f(XIN) = stop, Vcc = 5 V in on-chip oscillator operating			0.5		mA
					f(XIN) = stop, Vcc = 5 V in low-speed mode			0.4		mA

A/D Converter Characteristics

Table 17 A/D converter recommended operating condition (Mask ROM version)

(V_{CC} = 2.0 to 5.5 V, T_a = –20 to 85°C, output transistors in cut-off state, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{CC}	Power source voltage		2.0	5.0	5.5	V
V _{IH}	"H" input voltage ADKEY0		0.9V _{CC}		V _{CC}	V
V _{IL}	"L" input voltage ADKEY0		0		0.7 × V _{CC} –0.5	V
f(XIN)	AD converter control clock (Note) (Low-speed • on-chip oscillator mode excluded)	V _{CC} ≤ 2.2 V			20 × V _{CC} –38	MHz
		2.2 V < V _{CC} ≤ 3.0 V			45 × V _{CC} –35	MHz
		3.0 V < V _{CC} ≤ 5.5 V			8	MHz
					12.5	MHz

Note: Confirm the recommended operating condition for main clock input frequency.

Table 18 A/D converter characteristics (Mask ROM version)

(V_{CC} = 2.0 to 5.5 V, T_a = –20 to 85°C, output transistors in cut-off state, low-speed • on-chip oscillator mode included, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				10	Bits
ABS	Absolute accuracy (quantification error excluded)	4.5 < V _{CC} ≤ 5.5, f(XIN) ≤ 12.5 MHz AD conversion clock = φSOURCE/2 10bitAD mode			4	LSB
		2.5 < V _{CC} ≤ 4.5, f(XIN) ≤ 8 MHz AD conversion clock = φSOURCE/2 10bitAD mode				
		2.2 < V _{CC} ≤ 2.5, f(XIN) ≤ 2 MHz Low-speed mode • on-chip oscillator mode AD conversion clock = φSOURCE/2 10bitAD mode			4	
		3.0 < V _{CC} ≤ 5.5, f(XIN) ≤ 12.5 MHz AD conversion clock = φSOURCE/8 8bitAD mode			2	
		2.2 < V _{CC} ≤ 3.0, f(XIN) ≤ 8 MHz AD conversion clock = φSOURCE/8 8bitAD mode				
		2.0 < V _{CC} ≤ 2.2, f(XIN) ≤ 6 MHz AD conversion clock = φSOURCE/8 Low-speed mode • on-chip oscillator mode AD conversion clock = φSOURCE/2			2	
T _{conv}	Conversion time	AD conversion clock selection bit : φSOURCE/2 10bitAD mode			tc(φAD)×121 (Note)	μs
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference input current	VREF = 5 V	50	150	200	μA
I _{IA}	Analog input current				5.0	μA

Note: When "Frequency/8" is selected by the AD conversion clock selection bit, the above conversion time is multiplied by 4.

The operation clock is XIN in the middle- or high-speed mode, or the on-chip oscillator in the other modes.

When the A/D conversion is executed in the middle- or high-speed mode, set f(XIN) ≤ 500 kHz.

tc(φAD): One cycle of control clock for A/D converter. XIN input is used in the middle- or high-speed mode, and on-chip oscillator is used in the low- or on-chip oscillator mode for the control clock.

Timing Requirements And Switching Characteristics

Table 19 Timing requirements 1 (Mask ROM version)

(V_{CC} = 4.0 to 5.5 V, V_{SS} = 0 V, T_a = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
t _w (RESET)	Reset input "L" pulse width		2			μs
t _c (XIN)	Main clock input cycle time	4.5 V to 5.5 V	80			ns
		4.0 V to 4.5 V	125			ns
t _{wH} (XIN)	Main clock input "H" pulse width	4.5 V to 5.5 V	32			ns
		4.0 V to 4.5 V	50			ns
t _{wL} (XIN)	Main clock input "L" pulse width	4.5 V to 5.5 V	32			ns
		4.0 V to 4.5 V	50			ns
t _c (CNTR)	CNTR0, CNTR1 input cycle time		250			ns
t _{wH} (CNTR)	CNTR0, CNTR1 input "H" pulse width		105			ns
t _{wL} (CNTR)	CNTR0, CNTR1 input "L" pulse width		105			ns
t _{wH} (INT)	INT00, INT01, INT10, INT11, INT2 input "H" pulse width		80			ns
t _{wL} (INT)	INT00, INT01, INT10, INT11, INT2 input "L" pulse width		80			ns
t _c (SCLK1)	Serial I/O1 clock input cycle time (Note)		800			ns
t _{wH} (SCLK1)	Serial I/O1 clock input "H" pulse width (Note)		370			ns
t _{wL} (SCLK1)	Serial I/O1 clock input "L" pulse width (Note)		370			ns
t _{su} (RxD-SCLK1)	Serial I/O1 input setup time		220			ns
t _h (SCLK1-RxD)	Serial I/O1 input hold time		100			ns
t _c (SCLK2)	Serial I/O2 clock input cycle time		1000			ns
t _{wH} (SCLK2)	Serial I/O2 clock input "H" pulse width		400			ns
t _{wL} (SCLK2)	Serial I/O2 clock input "L" pulse width		400			ns
t _{su} (SIN2-SCLK2)	Serial I/O2 input setup time		200			ns
t _h (SCLK2-SIN2)	Serial I/O2 input hold time		200			ns

Note : When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).

Table 20 Timing requirements 2 (Mask ROM version)(V_{CC} = 1.8 to 4.0 V, V_{SS} = 0 V, T_a = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
t _w (RESET)	Reset input "L" pulse width		2			μs
t _c (XIN)	Main clock input cycle time (XIN input)	(2.0 V < V _{CC} ≤ 4.0 V)	125			ns
		(V _{CC} ≤ 2.0 V)	166			ns
t _{wH} (XIN)	Main clock input "H" pulse width	(2.0 V < V _{CC} ≤ 4.0 V)	50			ns
		(V _{CC} ≤ 2.0 V)	70			ns
t _{wL} (XIN)	Main clock input "L" pulse width	(2.0 V < V _{CC} ≤ 4.0 V)	50			ns
		(V _{CC} ≤ 2.0 V)	70			ns
t _c (CNTR)	CNTR0, CNTR1 input cycle time	(2.0 V < V _{CC} ≤ 4.0 V)	1000/V _{CC}			ns
		(V _{CC} ≤ 2.0 V)	1000/(5×V _{CC} -8)			ns
t _{wH} (CNTR)	CNTR0, CNTR1 input "H" pulse width		t _c (CNTR)/2-20			ns
t _{wL} (CNTR)	CNTR0, CNTR1 input "L" pulse width		t _c (CNTR)/2-20			ns
t _{wH} (INT)	INT00, INT01, INT10, INT11, INT2 input "H" pulse width		230			ns
t _{wL} (INT)	INT00, INT01, INT10, INT11, INT2 input "L" pulse width		230			ns
t _c (SCLK1)	Serial I/O1 clock input cycle time (Note)		2000			ns
t _{wH} (SCLK1)	Serial I/O1 clock input "H" pulse width (Note)		950			ns
t _{wL} (SCLK1)	Serial I/O1 clock input "L" pulse width (Note)		950			ns
t _{su} (RxD-SCLK1)	Serial I/O1 input setup time		400			ns
t _h (SCLK1-RxD)	Serial I/O1 input hold time		200			ns
t _c (SCLK2)	Serial I/O2 clock input cycle time		2000			ns
t _{wH} (SCLK2)	Serial I/O2 clock input "H" pulse width		950			ns
t _{wL} (SCLK2)	Serial I/O2 clock input "L" pulse width		950			ns
t _{su} (RxD-SCLK2)	Serial I/O2 input setup time		400			ns
t _h (SCLK2-RxD)	Serial I/O2 input hold time		200			ns

Note : When bit 6 of address 001A16 is "1" (clock synchronous).


Divide this value by four when bit 6 of address 001A16 is "0" (UART).

Table 21 Switching characteristics 1 (Mask ROM version)(V_{CC} = 4.0 to 5.5 V, V_{SS} = 0 V, T_a = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	t _c (SCLK1)/2–30			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	t _c (SCLK1)/2–30			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note)			140	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note)	–30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			30	ns
tf(SCLK1)	Serial I/O1 clock output falling time			30	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	t _c (SCLK1)/2–30			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	t _c (SCLK1)/2–30			ns
tf(SCLK2)	Serial I/O2 clock output falling time			40	ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			140	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	–30			ns

Note: The P41/TxD P-channel output disable bit (bit 4 of address 001B16) of UART control register is "0."**Table 22 Switching characteristics 2 (Mask ROM version)**(V_{CC} = 1.8 to 4.0 V, V_{SS} = 0 V, T_a = –20 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	t _c (SCLK1)/2–80			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	t _c (SCLK1)/2–80			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note)			350	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note)	–30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			80	ns
tf(SCLK1)	Serial I/O1 clock output falling time			80	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	t _c (SCLK1)/2–80			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	t _c (SCLK1)/2–80			ns
tf(SCLK2)	Serial I/O2 clock output falling time			80	ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			350	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	–30			ns

Note: The P41/TxD P-channel output disable bit (bit 4 of address 001B16) of UART control register is "0."**Fig. 63 Circuit for measuring output switching characteristics**





Fig. 64 Timing chart

PACKAGE OUTLINE


80P6Q-A

Plastic 80pin 12X12mm body LQFP



80P6U-A

Plastic 80pin 14X20mm body LQFP



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
-



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001