

1. Overview

The M32C/84 group (M32C/84, M32C/84T) microcomputer is a single-chip control unit that utilizes high-performance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/84 group (M32C/84, M32C/84T) is available in 144-pin and 100-pin plastic molded LQFP/QFP packages.

With a 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

It incorporates a multiplier and DMAC adequate for office automation, communication devices and industrial equipments, and other high-speed processing applications.

1.1 Applications

Automobiles, audio, cameras, office equipment, communications equipment, portable equipment, etc.

1.2 Performance Outline

Tables 1.1 and 1.2 list performance outlines of the M32C/84 group (M32C/84, M32C/84T).

Table 1.1 M32C/84 Group (M32C/84, M32C/84T) Performance (144-Pin Package)

Characteristic		Performance	
		M32C/84	M32C/84T
CPU	Basic Instructions	108 instructions	
	Shortest Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)
	Operation Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	123 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus ⁽¹⁾ , I ² C bus ⁽²⁾	
	CAN Module	1 channels Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 1 circuit, 34 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	XY Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	38 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generating Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
Electrical Characteristics	Supply Voltage Detect Circuit	Available (optional)	Not available
	Supply Voltage	Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=32 MHz) Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=24 MHz)	Vcc1=Vcc2=4.2 V to 5.5 V, (f(BCLK)=32 MHz) ⁽³⁾
	Power Consumption	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 22 mA (Vcc1=Vcc2=3.3 V, f(BCLK)=24 MHz) 10μA (Vcc1=Vcc2=5 V, f(XCIN)=32 kHz, in wait mode)	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 10μA (Vcc1=Vcc2=5 V, f(XCIN)=32 kHz, in wait mode)
Flash Memory	Program/Erase Supply Voltage	3.3 V ± 0.3 V or 5.0 V ± 0.5 V	5.0 V ± 0.5 V
Memory	Program and Erase Endurance	100 cycles (all space)	
Operating Ambient Temperature		-20 to 85°C -40 to 85°C (optional)	-40 to 85°C (T version)
Package		144-pin plastic molded LQFP	

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/84T (High-reliability version) must be Vcc1=Vcc2.

All options are on a request basis.

Table 1.2 M32C/84 Group (M32C/84, M32C/84T) Performance (100-Pin Package)

Characteristic		Performance	
		M32C/84	M32C/84T
CPU	Basic Instructions	108 instructions	
	Shortest Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)
	Operation Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	87 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus ⁽¹⁾ , I ² C bus ⁽²⁾	
	CAN Module	1 channels Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 1 circuit, 26 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	XY Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	38 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generating Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
Electrical Characteristics	Supply Voltage Detect Circuit	Available (optional)	Not available
	Supply Voltage	Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=32 MHz) Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=24 MHz)	Vcc1=Vcc2=4.2 V to 5.5 V, (f(BCLK)=32 MHz) ⁽³⁾
	Power Consumption	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 22 mA (Vcc1=Vcc2=3.3 V, f(BCLK)=24 MHz) 10µA (Vcc1=Vcc2=5 V, f(XCIN)=32 kHz, wait mode)	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 10µA (Vcc1=Vcc2=5 V, f(XCIN)=32 kHz, wait mode)
Flash Memory	Program/Erase Supply Voltage	3.3 V ± 0.3 V or 5.0 V ± 0.5 V	5.0 V ± 0.5 V
	Program and Erase Endurance	100 cycles (all space)	
Operating Ambient Temperature		-20 to 85°C -40 to 85°C (optional)	-40 to 85°C (T version)
Package		100-pin plastic molded LQFP/QFP	

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/84T (High-reliability version) must be Vcc1=Vcc2.

All options are on a request basis.

1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/84 group (M32C/84, M32C/84T) microcomputer.




Figure 1.1 M32C/84 Group (M32C/84, M32C/84T) Block Diagram

1.4 Product Information

Table 1.3 lists product information. Figure 1.2 shows the product numbering system.

Table 1.3 M32C/84 Group (1) (M32C/84)

As of June, 2004

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks
M30845FJGP (D)	512K+4K	24K	144P6Q-A	Flash Memory
M30843FJGP (D)			100P6Q-A	
M30843FJFP (D)			100P6S-A	
M30845MW-XXXGP	320K	24K	144P6Q-A	Masked ROM
M30843MW-XXXGP			100P6Q-A	
M30843MW-XXXFP			100P6S-A	
M30842ME-XXXGP (P)	192K	16K	144P6Q-A	
M30840ME-XXXGP (P)			100P6Q-A	
M30840ME-XXXFP (P)			100P6S-A	
M30842MC-XXXGP (P)	128K	10K	144P6Q-A	T version (High-reliability 85°C version)
M30840MC-XXXGP (P)			100P6Q-A	
M30840MC-XXXFP (P)			100P6S-A	

(D): Under development

(P): Planning

Table 1.3 M32C/84 Group (2) (T Version, M32C/84T)

As of June, 2004

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	
M30845FJTGP (D)	512K+4K	24K	144P6Q-A	Flash Memory	T version (High-reliability 85°C version)
M30843FJTGP (D)			100P6Q-A		

(D): Under development




Figure 1.2 Product Numbering System

1.5 Pin Assignments and Descriptions

Figures 1.3 to 1.5 show pin assignments (top view).




Figure 1.3 Pin Assignment for 144-Pin Package

Table 1.4 Pin Characteristics for 144-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin ⁽¹⁾
1		P96			TxD4/SDA4/SRxD4		ANEX1	
2		P95			CLK4		ANEX0	
3		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5		P92		TB2IN	TxD3/SDA3/SRxD3			
6		P91		TB1IN	RxD3/SCL3/STxD3			
7		P90		TB0IN	CLK3			
8		P146						
9		P145						
10		P144						
11		P143				INPC17/OUTC17		
12		P142				INPC16/OUTC16		
13		P141				INPC15/OUTC15		
14		P140				INPC14/OUTC14		
15	BYTE							
16	CNVss							
17	X _{CIN}	P87						
18	X _{COUT}	P86						
19	RESET							
20	X _{OUT}							
21	V _{SS}							
22	X _{IN}							
23	V _{CC1}							
24	P85	NMI						
25	P84	INT2						
26	P83	INT1			CAN0IN			
27	P82	INT0			CAN0OUT			
28	P81		TA4IN/̄U			INPC15/OUTC15		
29	P80		TA4OUT/U			ISRxDO		
30	P77		TA3IN	CAN0IN	INPC14/OUTC14/ISCLK0			
31	P76		TA3OUT	CAN0OUT	INPC13/OUTC13/ISTxD0			
32	P75		TA2IN/̄W			INPC12/OUTC12/ISRxD1/BE1IN		
33	P74		TA2OUT/W			INPC11/OUTC11/ISCLK1		
34	P73		TA1IN/̄V	CTS2/RTS2/SS2	INPC10/OUTC10/ISTxD1/BE1out			
35	P72		TA1OUT/V	CLK2				
36	P71		TB5IN/TA0IN	RxD2/SCL2/STxD2	INPC17/OUTC17			
37	P70		TA0OUT	TxD2/SDA2/SRxD2	INPC16/OUTC16			
38	P67			TxD1/SDA1/SRxD1				
39	V _{CC1}							
40	P66			RxD1/SCL1/STxD1				
41	V _{SS}							
42	P65			CLK1				
43	P64			CTS1/RTS1/SS1				
44	P63			TxD0/SDA0/SRxDO				
45	P62			RxD0/SCL0/STxD0				
46	P61			CLK0				
47	P60			CTS0/RTS0/SS0				
48	P137							

NOTES:

1. Bus control pins in M32C/84T cannot be used.

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
49		P136						
50		P135						
51		P134						
52		P57						<u>RDY</u>
53		P56						<u>ALE</u>
54		P55						<u>HOLD</u>
55		P54						<u>HLDA/ALE</u>
56		P133						
57	Vss							
58		P132						
59	VCC2							
60		P131						
61		P130						
62		P53						CLKOUT/BCLK/ALE
63		P52						<u>RD</u>
64		P51						<u>WRH/BHE</u>
65		P50						<u>WRL/WR</u>
66		P127						
67		P126						
68		P125						
69		P47						<u>CS0/A23</u>
70		P46						<u>CS1/A22</u>
71		P45						<u>CS2/A21</u>
72		P44						<u>CS3/A20</u>
73		P43						A19
74	VCC2							
75		P42						A18
76	Vss							
77		P41						A17
78		P40						A16
79		P37						A15(/D15)
80		P36						A14(/D14)
81		P35						A13(/D13)
82		P34						A12(/D12)
83		P33						A11(/D11)
84		P32						A10(/D10)
85		P31						A9(/D9)
86		P124						
87		P123						
88		P122						
89		P121						
90		P120						
91	VCC2							
92		P30						A8(/D8)
93	Vss							
94		P27					AN27	A7(/D7)
95		P26					AN26	A6(/D6)
96		P25					AN25	A5(/D5)

NOTES:

1. Bus control pins in M32C/84T cannot be used.

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin ⁽¹⁾
97		P24					AN24	A4(/D4)
98		P23					AN23	A3(/D3)
99		P22					AN22	A2(/D2)
100		P21					AN21	A1(/D1)
101		P20					AN20	A0(/D0)
102		P17	INT5					D15
103		P16	INT4					D14
104		P15	INT3					D13
105		P14						D12
106		P13						D11
107		P12						D10
108		P11						D9
109		P10						D8
110		P07					AN07	D7
111		P06					AN06	D6
112		P05					AN05	D5
113		P04					AN04	D4
114		P114						
115		P113			INPC13/OUTC13			
116		P112			INPC12/OUTC12/ISRxD1/BE1IN			
117		P111			INPC11/OUTC11/ISCLK1			
118		P110			INPC10/OUTC10/ISTxD1/BE1OUT			
119		P03					AN03	D3
120		P02					AN02	D2
121		P01					AN01	D1
122		P00					AN00	D0
123		P157					AN157	
124		P156					AN156	
125		P155					AN155	
126		P154					AN154	
127		P153					AN153	
128		P152			ISRxDO		AN152	
129		P151			ISCLK0		AN151	
130	Vss							
131		P150			ISTxD0		AN150	
132	VCC1							
133		P107	KI3				AN7	
134		P106	KI2				AN6	
135		P105	KI1				AN5	
136		P104	KI0				AN4	
137		P103					AN3	
138		P102					AN2	
139		P101					AN1	
140	AVss							
141		P100					AN0	
142	VREF							
143	AVcc							
144	P97			RxD4/SCL4/STxD4			ADTRG	

NOTES:

1. Bus control pins in M32C/84T cannot be used.




Figure 1.4 Pin Assignment for 100-Pin Package




Figure 1.5 Pin Assignment for 100-Pin Package

Table 1.5 Pin Characteristics for 100-Pin Package

Package Pin No.	Control Pin FP GP	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin ⁽¹⁾
1 99		P96			TxD4/SDA4/SRxD4		ANEX1	
2 100		P95			CLK4		ANEX0	
3 1		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4 2		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5 3		P92		TB2IN	TxD3/SDA3/SRxD3			
6 4		P91		TB1IN	RxD3/SCL3/STxD3			
7 5		P90		TB0IN	CLK3			
8 6	BYTE							
9 7	CNVss							
10 8	X _{CIN}	P87						
11 9	X _{COUT}	P86						
12 10	RESET							
13 11	X _{OUT}							
14 12	V _{SS}							
15 13	X _{IN}							
16 14	V _{CC1}							
17 15		P85	NMI					
18 16		P84	INT2					
19 17		P83	INT1		CAN0IN			
20 18		P82	INT0		CAN0OUT			
21 19		P81		TA4IN/̄U		INPC15/OUTC15		
22 20		P80		TA4OUT/U		ISRxD0		
23 21		P77		TA3IN	CAN0IN	INPC14/OUTC14/ISCLK0		
24 22		P76		TA3OUT	CAN0OUT	INPC13/OUTC13/ISTxD0		
25 23		P75		TA2IN/̄W		INPC12/OUTC12/ISRxD1/BE1IN		
26 24		P74		TA2OUT/W		INPC11/OUTC11/ISCLK1		
27 25		P73		TA1IN/̄V	CTS2/RTS2/SS2	INPC10/OUTC10/ISTxD1/BE1OUT		
28 26		P72		TA1OUT/V	CLK2			
29 27		P71		TB5IN/TA0IN	RxD2/SCL2/STxD2	INPC17/OUTC17		
30 28		P70		TA0OUT	TxD2/SDA2/SRxD2	INPC16/OUTC16		
31 29		P67			TxD1/SDA1/SRxD1			
32 30		P66			RxD1/SCL1/STxD1			
33 31		P65			CLK1			
34 32		P64			CTS1/RTS1/SS1			
35 33		P63			TxD0/SDA0/SRxD0			
36 34		P62			RxD0/SCL0/STxD0			
37 35		P61			CLK0			
38 36		P60			CTS0/RTS0/SS0			
39 37		P57					RDY	
40 38		P56					ALE	
41 39		P55					HOLD	
42 40		P54					HLDA/ALE	
43 41		P53					CLKout/BCLK/ALE	
44 42		P52					RD	
45 43		P51					WRH/BHE	
46 44		P50					WRL/WR	
47 45		P47					CS0/A ₂₃	
48 46		P46					CS1/A ₂₂	
49 47		P45					CS2/A ₂₁	
50 48		P44					CS3/A ₂₀	

NOTES:

1. Bus control pins in M32C/84T cannot be used.

Table 1.5 Pin Characteristics for 100-Pin Package (Continued)

Package Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
FP	GP							
51	49	P4 ₃						A19
52	50	P4 ₂						A18
53	51	P4 ₁						A17
54	52	P4 ₀						A16
55	53	P3 ₇						A15(/D15)
56	54	P3 ₆						A14(/D14)
57	55	P3 ₅						A13(/D13)
58	56	P3 ₄						A12(/D12)
59	57	P3 ₃						A11(/D11)
60	58	P3 ₂						A10(/D10)
61	59	P3 ₁						A9(/D9)
62	60	VCC ₂						
63	61	P3 ₀						A8(/D8)
64	62	VSS						
65	63	P2 ₇					AN2 ₇	A7(/D7)
66	64	P2 ₆					AN2 ₆	A6(/D6)
67	65	P2 ₅					AN2 ₅	A5(/D5)
68	66	P2 ₄					AN2 ₄	A4(/D4)
69	67	P2 ₃					AN2 ₃	A3(/D3)
70	68	P2 ₂					AN2 ₂	A2(/D2)
71	69	P2 ₁					AN2 ₁	A1(/D1)
72	70	P2 ₀					AN2 ₀	A0(/D0)
73	71	P1 ₇	INT5					D15
74	72	P1 ₆	INT4					D14
75	73	P1 ₅	INT3					D13
76	74	P1 ₄						D12
77	75	P1 ₃						D11
78	76	P1 ₂						D10
79	77	P1 ₁						D9
80	78	P1 ₀						D8
81	79	P0 ₇					AN0 ₇	D7
82	80	P0 ₆					AN0 ₆	D6
83	81	P0 ₅					AN0 ₅	D5
84	82	P0 ₄					AN0 ₄	D4
85	83	P0 ₃					AN0 ₃	D3
86	84	P0 ₂					AN0 ₂	D2
87	85	P0 ₁					AN0 ₁	D1
88	86	P0 ₀					AN0 ₀	D0
89	87	P10 ₇	Kl ₃				AN7	
90	88	P10 ₆	Kl ₂				AN6	
91	89	P10 ₅	Kl ₁				AN5	
92	90	P10 ₄	Kl ₀				AN4	
93	91	P10 ₃					AN3	
94	92	P10 ₂					AN2	
95	93	P10 ₁					AN1	
96	94	AVSS						
97	95	P10 ₀					AN0	
98	96	VREF						
99	97	AVCC						
100	98	P9 ₇			RxD4/SCL4/STx ₄		ADTRG	

NOTES:

1. Bus control pins in M32C/84T cannot be used.

1.6 Pin Description

Table 1.6 Pin Description (100-Pin and 144-Pin Packages)

Classification	Symbol	I/O Type	Supply Voltage	Function
Power Supply	VCC1, VCC2 Vss	I I	-	Apply 3.0 to 5.5V to both VCC1 and VCC2 pins. Apply 0V to the Vss pin. $VCC1 \geq VCC2^{(1, 2)}$
Analog Power Supply	AVCC AVSS	I	VCC1	Supplies power to the A/D converter and D/A converter. Connect the AVCC pin to VCC1 and the AVSS pin to Vss.
Reset Input	RESET	I	VCC1	The microcomputer is in a reset state when "L" is applied to the RESET pin
CNVss	CNVss	I	VCC1	Switches processor mode. Connect the CNVss pin to Vss to start up in single-chip mode or to VCC1 to start up in microprocessor mode
Input to Switch External Data Bus Width ⁽³⁾	BYTE	I	VCC1	Switches data bus width in external memory space 3. The data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H". Set to either. Connect the BYTE pin to Vss to use the microcomputer in single-chip mode
Bus Control Pins ⁽³⁾	D0 to D7	I/O	VCC2	Inputs and outputs data (D0 to D7) while accessing an external memory space with the separate bus
	D8 to D15	I/O	VCC2	Inputs and outputs data (D8 to D15) while accessing an external memory space with 16-bit separate bus
	A0 to A22	O	VCC2	Outputs address bits A0 to A22
	A23	O	VCC2	Outputs inverted address bit A23
	A0/D0 to A7/D7	I/O	VCC2	Inputs and outputs data (D0 to D7) and outputs 8 low-order address bits (A0 to A7) by time-sharing while accessing an external memory space with the multiplexed bus
	A8/D8 to A15/D15	I/O	VCC2	Inputs and outputs data (D8 to D15) and outputs 8 middle-order address bits (A8 to A15) by time-sharing while accessing an external memory space with 16-bit multiplexed bus
	CS0 to CS3	O	VCC2	Outputs CS0 to CS3 that are chip-select signals specifying an external space
	WRL / WR WRH / BHE RD	O	VCC2	Outputs WRL, WRH, (WR, BHE) and RD signals. WRL and WRH can be switched with WR and BHE by program. ■ WRL, WRH and RD selected: If external data bus is 16 bits wide, data is written to an even address in external memory space when WRL is held "L". Data is written to an odd address when WRH is held "L". Data is read when RD is held "L". ■ WR, BHE and RD selected: Data is written to external memory space when WR is held "L". Data in an external memory space is read when RD is held "L". An odd address is accessed when BHE is held "L". Select WR, BHE and RD for external 8-bit data bus.
	ALE	O	VCC2	ALE is a signal latching the address.
	HOLD	I	VCC2	The microcomputer is placed in a hold state while the HOLD pin is held "L".
	HLDA	O	VCC2	Outputs an "L" signal while the microcomputer is placed in a hold state.
	RDY	I	VCC2	Bus is placed in a wait state while the RDY pin is held "L".

I : Input O : Output I/O : Input and output

NOTES:

1. VCC1 is hereinafter referred to as VCC unless otherwise noted.
2. Apply 4.2 to 5.5V to the VCC1 and VCC2 pins when using M32C/84T. $VCC1=VCC2$.
3. Bus control pins in M32C/84T cannot be used.

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)

Classification	Symbol	I/O Type	Supply Voltage	Function
Main Clock Input	XIN	I	Vcc1	I/O pins for the main clock oscillation circuit. Connect a crystal oscillator between XIN and XOUT. To apply externally-generated clock, apply it to XIN and leave XOUT open.
Main Clock Output	XOUT	O	Vcc1	
Sub Clock Input	XCIN	I	Vcc1	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To apply externally-generated clock, apply it to XCIN and leave XCOUT open.
Sub Clock Output	XCOUT	O	Vcc1	
BCLK Output ⁽¹⁾	BCLK	O	Vcc2	Outputs BCLK signal
Clock Output	CLKOUT	O	Vcc2	Outputs the clock having the same frequency as fc, f8 or f32
INT Interrupt Input	INT0 to INT2 INT3 to INT5	I	Vcc1 Vcc2	Input pins for the INT interrupt
NMI Interrupt Input	NMI	I	Vcc1	Input pin for the NMI interrupt
Key Input Interrupt	K10 to K13	I	Vcc1	Input pins for the key input interrupt
Timer A	TA0OUT to TA4OUT	I/O	Vcc1	I/O pins for timer A0 to A4 (TA0OUT is a pin for the N-channel open drain output.)
	TA0IN to TA4IN	I	Vcc1	Input pins for timer A0 to A4
Timer B	TB0IN to TB5IN	I	Vcc1	Input pins for timer B0 to B5
Three-phase Motor Control Timer Output	U, \bar{U} , V, \bar{V} , W, \bar{W}	O	Vcc1	Output pins for the three-phase motor control timer
Serial I/O	CTS0 to CTS4	I	Vcc1	Input pins for data transmission control
	RTS0 to RTS4	O	Vcc1	Output pins for data reception control
	CLK0 to CLK4	I/O	Vcc1	Inputs and outputs the transfer clock
	RxD0 to RxD4	I	Vcc1	Inputs serial data
	TxD0 to TxD4	O	Vcc1	Outputs serial data (TxD2 is a pin for the N-channel open drain output.)
I ² C Mode	SDA0 to SDA4	I/O	Vcc1	Inputs and outputs serial data (SDA2 is a pin for the N-channel open drain output.)
	SCL0 to SCL4	I/O	Vcc1	Inputs and outputs the transfer clock (SCL2 is a pin for the N-channel open drain output.)
Serial I/O Special Function	STxD0 to STxD4	O	Vcc1	Outputs serial data when slave mode is selected (STxD2 is a pin for the N-channel open drain output.)
	SRxD0 to SRxD4	I	Vcc1	Inputs serial data when slave mode is selected
	SS0 to SS4	I	Vcc1	Input pins to control serial I/O special function

I : Input O : Output I/O : Input and output

NOTES:

1. Bus control pins in M32C/84T cannot be used.
2. Apply 4.2 to 5.5V to the Vcc1 and Vcc2 pins when using M32C/84T. Vcc1 = Vcc2.

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)

Classification	Symbol	I/O Type	Supply Voltage	Function
Reference Voltage Input	VREF	I	-	Supplies reference voltage to the A/D converter and D/A converter
A/D Converter	AN0 to AN7 AN00 to AN07 AN20 to AN27	I	Vcc1	Analog input pins for the A/D converter
	ADTRG	I	Vcc1	Input pin for an external A/D trigger
	ANEX0	I/O	Vcc1	Extended analog input pin for the A/D converter and output pin in external op-amp connection mode
	ANEX1	I	Vcc1	Extended analog input pin for the A/D converter
D/A Converter	DA0, DA1	O	Vcc1	Output pin for the D/A converter
Intelligent I/O	INPC10 to INPC13 INPC14 to INPC17	I Vcc1	Vcc1/Vcc2 ⁽¹⁾	Input pins for the time measurement function
	OUTC10 to OUTC13 OUTC14 to OUTC17	O Vcc1	Vcc1/Vcc2 ⁽¹⁾	Output pins for the waveform generating function (OUTC16 and OUTC17 assigned to P70 and P71 are pins for the N-channel open drain output.)
	ISCLK0	I/O	Vcc1	Inputs and outputs the clock for the intelligent I/O communication function
	ISCLK1	I/O	Vcc1/Vcc2 ⁽¹⁾	
	ISRXD0	I	Vcc1	Inputs data for the intelligent I/O communication function
	ISRXD1	I	Vcc1/Vcc2 ⁽¹⁾	
	ISTXD0	O	Vcc1	Outputs data for the intelligent I/O communication function
	ISTXD1	O	Vcc1/Vcc2 ⁽¹⁾	
	BE1IN	I	Vcc1/Vcc2 ⁽¹⁾	Inputs data for the intelligent I/O communication function
	BE1OUT	O	Vcc1/Vcc2 ⁽¹⁾	Outputs data for the intelligent I/O communication function
CAN	CAN0IN	I	Vcc1	Input pin for the CAN communication function
	CAN0OUT	O	Vcc1	Output pin for the CAN communication function
I/O Ports	P00 to P07 P10 to P17 P20 to P27 P30 to P37 P40 to P47 P50 to P57	I/O	Vcc2	8-bit I/O ports in CMOS. Each port can be programmed to input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resistor available in 4-bit units
	P60 to P67 P70 to P77 P90 to P97 P100 to P107	I/O	Vcc1	8-bit I/O ports having equivalent functions to P0 (P70 and P71 are pins for the N-channel open drain output.)
	P80 to P84 P86, P87	I/O	Vcc1	I/O ports having equivalent functions to P0
	P85	I	Vcc1	Shares a pin with NMI. NMI input state can be got by reading P85

I : Input O : Output I/O : Input and output

NOTES:

1. Vcc2 is not available in the 100-pin package. Vcc1 only available.
2. Apply 4.2 to 5.5V to the Vcc1 and Vcc2 pins when using M32C/84T. Vcc1 = Vcc2.

Table 1.6 Pin Description (144-Pin Package only) (Continued)

Classification	Symbol	I/O Type	Supply Voltage	Function
A/D Converter	AN150 to AN157	I	Vcc1	Analog input pins for the A/D converter
I/O Ports	P110 to P114 P120 to P127 P130 to P137	I/O	Vcc2	8-bit I/O ports having equivalent functions to P0
	P140 to P146 P150 to P157	I/O	Vcc1	8-bit I/O ports having equivalent functions to P0

I : Input O : Output I/O : Input and output

NOTES:

1. Apply 4.2 to 5.5V to the Vcc1 and Vcc2 pins when using M32C/84T. Vcc1 = Vcc2.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

The register bank is comprised of 8 registers (R0, R1, R2, R3, A0, A1, SB and FB) out of 28 CPU registers. Two sets of register banks are provided.




Figure 2.1 CPU Register

2.1 General Registers

2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H/R1H) and low-order bits (R0L/R1L) to be used separately as 8-bit data registers.

R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R3.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

2.1.3 Static Base Register (SB)

SB is a 24-bit register for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

2.1.5 Program Counter (PC)

PC, 24 bits wide, indicates the address of the next instruction to be executed.

2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of a relocatable vector table.

2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to **2.1.8 Flag Register (FLG)** for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating a CPU state.

2.1.8.1 Carry Flag (C)

The C flag indicates whether carry or borrow has occurred after executing an instruction.

2.1.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

2.1.8.3 Zero Flag (Z)

The Z flag is set to "1" when the value of zero is obtained from an arithmetic calculation; otherwise "0".

2.1.8.4 Sign Flag (S)

The S flag is set to "1" when a negative value is obtained from an arithmetic calculation; otherwise "0".

2.1.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

2.1.8.6 Overflow Flag (O)

The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".

2.1.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

Interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".

The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.1.8.10 Reserved Space

When writing to a reserved space, set to "0". When reading, its content is indeterminate.

2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows:

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

2.3 DMAC-Associated Registers

Registers associated with DMAC are as follows:

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)

3. Memory

Figure 3.1 shows a memory map of the M32C/84 group (M32C/84, M32C/84T).

The M32C/84 group (M32C/84, M32C/84T) provides 16-Mbyte address space from addresses 00000016 to FFFFFFFF₁₆.

The internal ROM is allocated lower addresses beginning with address FFFFFF16. For example, a 64-Kbyte internal ROM is allocated in addresses FF000016 to FFFFFF16.

The fixed interrupt vectors are allocated addresses FFFFDC16 to FFFFFF16. It stores the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00040016. For example, a 10-Kbyte internal RAM is allocated addresses 00040016 to 002BFF16. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D conversion, serial I/O, and timers, is allocated addresses 00000016 to 0003FF16. All blank spaces within SFR are reserved space and cannot be accessed by users.

The special page vectors are allocated addresses FFFE0016 to FFFFDB16. It is used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication **Software Manual** for details.

In memory expansion mode and microprocessor mode, some spaces are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

4. Special Function Registers (SFR)

Address	Register	Symbol	Value after RESET
000016			
000116			
000216			
000316			
000416	Processor Mode Register 0 ⁽¹⁾	PM0	1000 00002(CNVss pin ="L") 0000 00112(CNVss pin ="H")
000516	Processor Mode Register 1	PM1	0016
000616	System Clock Control Register 0	CM0	0000 10002
000716	System Clock Control Register 1	CM1	0010 00002
000816			
000916	Address Match Interrupt Enable Register	AIER	0016
000A16	Protect Register	PRCR	XXXX 00002
000B16	External Data Bus Width Control Register ⁽²⁾	DS	XXXX 10002(BYTE pin ="L") XXXX 00002(BYTE pin ="H")
000C16	Main Clock Division Register	MCD	XXX0 10002
000D16	Oscillation Stop Detection Register	CM2	0016
000E16	Watchdog Timer Start Register	WDTS	XX16
000F16	Watchdog Timer Control Register	WDC	000X XXXX2
001016			
001116	Address Match Interrupt Register 0	RMAD0	00000016
001216			
001316	Processor Mode Register 2	PM2	0016
001416			
001516	Address Match Interrupt Register 1	RMAD1	00000016
001616			
001716	Voltage Detection Register 2 ⁽²⁾	VCR2	0016
001816			
001916	Address Match Interrupt Register 2	RMAD2	00000016
001A16			
001B16	Voltage Detection Register 1 ⁽²⁾	VCR1	0000 10002
001C16			
001D16	Address Match Interrupt Register 3	RMAD3	00000016
001E16			
001F16			
002016			
002116			
002216			
002316			
002416			
002516			
002616	PLL Control Register 0	PLC0	0001 X0102
002716	PLL Control Register 1	PLC1	000X 00002
002816			
002916	Address Match Interrupt Register 4	RMAD4	00000016
002A16			
002B16			
002C16			
002D16	Address Match Interrupt Register 5	RMAD5	00000016
002E16			
002F16	Voltage Down Detection Interrupt Register ⁽²⁾	D4INT	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The PM00 and PM01 bits in the PM1 register maintain values set before reset even if software reset or watchdog timer reset is performed.
2. These registers in M32C/84T cannot be used.

Address	Register	Symbol	Value after RESET
003016			
003116			
003216			
003316			
003416			
003516			
003616			
003716			
003816			
003916	Address Match Interrupt Register 6	RMAD6	00000016
003A16			
003B16			
003C16			
003D16	Address Match Interrupt Register 7	RMAD7	00000016
003E16			
003F16			
004016			
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004816	External Space Wait Control Register 0 ⁽¹⁾	EWCR0	XOX0 00112
004916	External Space Wait Control Register 1 ⁽¹⁾	EWCR1	XOX0 00112
004A16	External Space Wait Control Register 2 ⁽¹⁾	EWCR2	XOX0 00112
004B16	External Space Wait Control Register 3 ⁽¹⁾	EWCR3	XOX0 00112
004C16			
004D16			
004E16			
004F16			
005016			
005116			
005216			
005316			
005416			
005516	Flash Memory Control Register 1	FMR1	0000 01012
005616			
005716	Flash Memory Control Register 0	FMR0	0000 00012(Flash memory version) XXXX XXX02(Masked ROM version)
005816			
005916			
005A16			
005B16			
005C16			
005D16			
005E16			
005F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. These registers in M32C/84T cannot be used.

Address	Register	Symbol	Value after RESET
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816	DMA0 Interrupt Control Register	DM0IC	XXXX X0002
006916	Timer B5 Interrupt Control Register	TB5IC	XXXX X0002
006A16	DMA2 Interrupt Control Register	DM2IC	XXXX X0002
006B16	UART2 Receive /ACK Interrupt Control Register	S2RIC	XXXX X0002
006C16	Timer A0 Interrupt Control Register	TA0IC	XXXX X0002
006D16	UART3 Receive /ACK Interrupt Control Register	S3RIC	XXXX X0002
006E16	Timer A2 Interrupt Control Register	TA2IC	XXXX X0002
006F16	UART4 Receive /ACK Interrupt Control Register	S4RIC	XXXX X0002
007016	Timer A4 Interrupt Control Register	TA4IC	XXXX X0002
007116	UART0/UART3 Bus Conflict Detect Interrupt Control Register	BCN0IC/BCN3IC	XXXX X0002
007216	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X0002
007316	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X0002
007416	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X0002
007516	Intelligent I/O Interrupt Control Register 0	IIO0IC	XXXX X0002
007616	Timer B1 Interrupt Control Register	TB1IC	XXXX X0002
007716	Intelligent I/O Interrupt Control Register 2	IIO2IC	XXXX X0002
007816	Timer B3 Interrupt Control Register	TB3IC	XXXX X0002
007916	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X0002
007A16	INT5 Interrupt Control Register	INT5IC	XX00 X0002
007B16			
007C16	INT3 Interrupt Control Register	INT3IC	XX00 X0002
007D16	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X0002
007E16	INT1 Interrupt Control Register	INT1IC	XX00 X0002
007F16	Intelligent I/O Interrupt Control Register 10/ CAN Interrupt 1 Control Register	IIO10IC CAN1IC	XXXX X0002
008016			
008116	CAN Interrupt 2 Control Register	CAN2IC	XXXX X0002
008216			
008316			
008416			
008516			
008616			
008716			
008816	DMA1 Interrupt Control Register	DM1IC	XXXX X0002
008916	UART2 Transmit /NACK Interrupt Control Register	S2TIC	XXXX X0002
008A16	DMA3 Interrupt Control Register	DM3IC	XXXX X0002
008B16	UART3 Transmit /NACK Interrupt Control Register	S3TIC	XXXX X0002
008C16	Timer A1 Interrupt Control Register	TA1IC	XXXX X0002
008D16	UART4 Transmit /NACK Interrupt Control Register	S4TIC	XXXX X0002
008E16	Timer A3 Interrupt Control Register	TA3IC	XXXX X0002
008F16	UART2 Bus Conflict Detect Interrupt Control Register	BCN2IC	XXXX X0002

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
009016	UART0 Transmit /NACK Interrupt Control Register	S0TIC	XXXX X0002
009116	UART1/UART4 Bus Conflict Detect Interrupt Control Register	BCN1IC/BCN4IC	XXXX X0002
009216	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X0002
009316	Key Input Interrupt Control Register	KUPIC	XXXX X0002
009416	Timer B0 Interrupt Control Register	TB0IC	XXXX X0002
009516	Intelligent I/O Interrupt Control Register 1	IIO1IC	XXXX X0002
009616	Timer B2 Interrupt Control Register	TB2IC	XXXX X0002
009716	Intelligent I/O Interrupt Control Register 3	IIO3IC	XXXX X0002
009816	Timer B4 Interrupt Control Register	TB4IC	XXXX X0002
009916			
009A16	INT4 Interrupt Control Register	INT4IC	XX00 X0002
009B16			
009C16	INT2 Interrupt Control Register	INT2IC	XX00 X0002
009D16	Intelligent I/O Interrupt Control Register 9/ CAN Interrupt 0 Control Register	IIO9IC CAN0IC	XXXX X0002
009E16	INT0 Interrupt Control Register	INT0IC	XX00 X0002
009F16	Exit Priority Control Register	RLVL	XXXX 00002
00A016	Interrupt Request Register 0	IIO0IR	0000 000X2
00A116	Interrupt Request Register 1	IIO1IR	0000 000X2
00A216	Interrupt Request Register 2	IIO2IR	0000 000X2
00A316	Interrupt Request Register 3	IIO3IR	0000 000X2
00A416	Interrupt Request Register 4	IIO4IR	0000 000X2
00A516			
00A616			
00A716			
00A816	Interrupt Request Register 8	IIO8IR	0000 000X2
00A916	Interrupt Request Register 9	IIO9IR	0000 000X2
00AA16	Interrupt Request Register 10	IIO10IR	0000 000X2
00AB16	Interrupt Request Register 11	IIO11IR	0000 000X2
00AC16			
00AD16			
00AE16			
00AF16			
00B016	Interrupt Enable Register 0	IIO0IE	0016
00B116	Interrupt Enable Register 1	IIO1IE	0016
00B216	Interrupt Enable Register 2	IIO2IE	0016
00B316	Interrupt Enable Register 3	IIO3IE	0016
00B416	Interrupt Enable Register 4	IIO4IE	0016
00B516			
00B616			
00B716			
00B816	Interrupt Enable Register 8	IIO8IE	0016
00B916	Interrupt Enable Register 9	IIO9IE	0016
00BA16	Interrupt Enable Register 10	IIO10IE	0016
00BB16	Interrupt Enable Register 11	IIO11IE	0016
00BC16			
00BD16			
00BE16			
00BF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00C016			
00C116			
00C216			
00C316			
00C416			
00C516			
00C616			
00C716			
00C816			
00C916			
00CA16			
00CB16			
00CC16			
00CD16			
00CE16			
00CF16			
00D016			
00D116			
00D216			
00D316			
00D416			
00D516			
00D616			
00D716			
00D816			
00D916			
00DA16			
00DB16			
00DC16			
00DD16			
00DE16			
00DF16			
00E016			
00E116			
00E216			
00E316			
00E416			
00E516			
00E616			
00E716			
00E816	SI/O Receive Buffer Register 0	G0RB	XXXX XXXX ₂
00E916			XXX0 XXXX ₂
00EA16	Transmit Buffer/Receive Data Register 0	G0TB/G0DR	XX16
00EB16			
00EC16	Receive Input Register 0	G0RI	XX16
00ED16	SI/O Communication Mode Register 0	G0MR	0016
00EE16	Transmit Output Register 0	G0TO	XX16
00EF16	SI/O Communication Control Register 0	G0CR	0000 X011 ₂

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00F016	Data Compare Register 00	G0CMP0	XX16
00F116	Data Compare Register 01	G0CMP1	XX16
00F216	Data Compare Register 02	G0CMP2	XX16
00F316	Data Compare Register 03	G0CMP3	XX16
00F416	Data Mask Register 00	G0MSK0	XX16
00F516	Data Mask Register 01	G0MSK1	XX16
00F616	Communication Clock Select Register	CCS	XXXX 00002
00F716			
00F816 00F916	Receive CRC Code Register 0	G0RCRC	XX16 XX16
00FA16 00FB16	Transmit CRC Code Register 0	G0TCRC	0016 0016
00FC16	SI/O Extended Mode Register 0	G0EMR	0016
00FD16	SI/O Extended Receive Control Register 0	G0ERC	0016
00FE16	SI/O Special Communication Interrupt Detect Register 0	G0IRF	0016
00FF16	SI/O Extended Transmit Control Register 0	G0ETC	0000 0XXX2
010016 010116	Time Measurement/Waveform Generating Register 10	G1TM0/G1PO0	XX16 XX16
010216 010316	Time Measurement/Waveform Generating Register 11	G1TM1/G1PO1	XX16 XX16
010416 010516	Time Measurement/Waveform Generating Register 12	G1TM2/G1PO2	XX16 XX16
010616 010716	Time Measurement/Waveform Generating Register 13	G1TM3/G1PO3	XX16 XX16
010816 010916	Time Measurement/Waveform Generating Register 14	G1TM4/G1PO4	XX16 XX16
010A16 010B16	Time Measurement/Waveform Generating Register 15	G1TM5/G1PO5	XX16 XX16
010C16 010D16	Time Measurement/Waveform Generating Register 16	G1TM6/G1PO6	XX16 XX16
010E16 010F16	Time Measurement/Waveform Generating Register 17	G1TM7/G1PO7	XX16 XX16
011016	Waveform Generating Control Register 10	G1POCR0	0000 X0002
011116	Waveform Generating Control Register 11	G1POCR1	0X00 X0002
011216	Waveform Generating Control Register 12	G1POCR2	0X00 X0002
011316	Waveform Generating Control Register 13	G1POCR3	0X00 X0002
011416	Waveform Generating Control Register 14	G1POCR4	0X00 X0002
011516	Waveform Generating Control Register 15	G1POCR5	0X00 X0002
011616	Waveform Generating Control Register 16	G1POCR6	0X00 X0002
011716	Waveform Generating Control Register 17	G1POCR7	0X00 X0002
011816	Time Measurement Control Register 10	G1TMCR0	0016
011916	Time Measurement Control Register 11	G1TMCR1	0016
011A16	Time Measurement Control Register 12	G1TMCR2	0016
011B16	Time Measurement Control Register 13	G1TMCR3	0016
011C16	Time Measurement Control Register 14	G1TMCR4	0016
011D16	Time Measurement Control Register 15	G1TMCR5	0016
011E16	Time Measurement Control Register 16	G1TMCR6	0016
011F16	Time Measurement Control Register 17	G1TMCR7	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
012016			XX16
012116	Base Timer Register 1	G1BT	XX16
012216	Base Timer Control Register 10	G1BCR0	0016
012316	Base Timer Control Register 11	G1BCR1	0016
012416	Time Measurement Prescaler Register 16	G1TPR6	0016
012516	Time Measurement Prescaler Register 17	G1TPR7	0016
012616	Function Enable Register 1	G1FE	0016
012716	Function Select Register 1	G1FS	0016
012816			XXXX XXXX2
012916	SI/O Receive Buffer Register 1	G1RB	XX00 XXXX2
012A16	Transmit Buffer/Receive Data Register 1	G1TB/G1DR	XX16
012B16			
012C16	Receive Input Register 1	G1RI	XX16
012D16	SI/O Communication Mode Register 1	G1MR	0016
012E16	Transmit Output Register 1	G1TO	XX16
012F16	SI/O Communication Control Register 1	G1CR	0000 X0112
013016	Data Compare Register 10	G1CMP0	XX16
013116	Data Compare Register 11	G1CMP1	XX16
013216	Data Compare Register 12	G1CMP2	XX16
013316	Data Compare Register 13	G1CMP3	XX16
013416	Data Mask Register 10	G1MSK0	XX16
013516	Data Mask Register 11	G1MSK1	XX16
013616			
013716			
013816			XX16
013916	Receive CRC Code Register 1	G1RCRC	XX16
013A16			0016
013B16	Transmit CRC Code Register 1	G1TCRC	0016
013C16	SI/O Extended Mode Register 1	G1EMR	0016
013D16	SI/O Extended Receive Control Register 1	G1ERC	0016
013E16	SI/O Special Communication Interrupt Detect Register 1	G1IRF	0016
013F16	SI/O Extended Transmit Control Register 1	G1ETC	0000 0XXX2
014016			
014116			
014216			
014316			
014416			
014516			
014616			
014716			
014816			
014916			
014A16			
014B16			
014C16			
014D16			
014E16			
014F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
015016			
015116			
015216			
015316			
015416			
015516			
015616			
015716			
015816			
015916			
015A16			
015B16			
015C16			
015D16			
015E16			
015F16			
016016			
016116			
016216			
016316			
016416			
016516			
016616			
016716			
016816			
016916			
016A16			
016B16			
016C16			
016D16			
016E16			
016F16			
017016			
017116			
017216			
017316			
017416			
017516			
017616			
017716			
017816	Input Function Select Register	IPS	0016
017916	Input Function Select Register A	IPSA	0016
017A16			
017B16			
017C16			
017D16 to 01DF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
01E016	CAN0 Message Slot Buffer 0 Standard ID0	C0SLOT0_0	XX16
01E116	CAN0 Message Slot Buffer 0 Standard ID1	C0SLOT0_1	XX16
01E216	CAN0 Message Slot Buffer 0 Extended ID0	C0SLOT0_2	XX16
01E316	CAN0 Message Slot Buffer 0 Extended ID1	C0SLOT0_3	XX16
01E416	CAN0 Message Slot Buffer 0 Extended ID2	C0SLOT0_4	XX16
01E516	CAN0 Message Slot Buffer 0 Data Length Code	C0SLOT0_5	XX16
01E616	CAN0 Message Slot Buffer 0 Data 0	C0SLOT0_6	XX16
01E716	CAN0 Message Slot Buffer 0 Data 1	C0SLOT0_7	XX16
01E816	CAN0 Message Slot Buffer 0 Data 2	C0SLOT0_8	XX16
01E916	CAN0 Message Slot Buffer 0 Data 3	C0SLOT0_9	XX16
01EA16	CAN0 Message Slot Buffer 0 Data 4	C0SLOT0_10	XX16
01EB16	CAN0 Message Slot Buffer 0 Data 5	C0SLOT0_11	XX16
01EC16	CAN0 Message Slot Buffer 0 Data 6	C0SLOT0_12	XX16
01ED16	CAN0 Message Slot Buffer 0 Data 7	C0SLOT0_13	XX16
01EE16	CAN0 Message Slot Buffer 0 Time Stamp High-Order	C0SLOT0_14	XX16
01EF16	CAN0 Message Slot Buffer 0 Time Stamp Low-Order	C0SLOT0_15	XX16
01F016	CAN0 Message Slot Buffer 1 Standard ID0	C0SLOT1_0	XX16
01F116	CAN0 Message Slot Buffer 1 Standard ID1	C0SLOT1_1	XX16
01F216	CAN0 Message Slot Buffer 1 Extended ID0	C0SLOT1_2	XX16
01F316	CAN0 Message Slot Buffer 1 Extended ID1	C0SLOT1_3	XX16
01F416	CAN0 Message Slot Buffer 1 Extended ID2	C0SLOT1_4	XX16
01F516	CAN0 Message Slot Buffer 1 Data Length Code	C0SLOT1_5	XX16
01F616	CAN0 Message Slot Buffer 1 Data 0	C0SLOT1_6	XX16
01F716	CAN0 Message Slot Buffer 1 Data 1	C0SLOT1_7	XX16
01F816	CAN0 Message Slot Buffer 1 Data 2	C0SLOT1_8	XX16
01F916	CAN0 Message Slot Buffer 1 Data 3	C0SLOT1_9	XX16
01FA16	CAN0 Message Slot Buffer 1 Data 4	C0SLOT1_10	XX16
01FB16	CAN0 Message Slot Buffer 1 Data 5	C0SLOT1_11	XX16
01FC16	CAN0 Message Slot Buffer 1 Data 6	C0SLOT1_12	XX16
01FD16	CAN0 Message Slot Buffer 1 Data 7	C0SLOT1_13	XX16
01FE16	CAN0 Message Slot Buffer 1 Time Stamp High-Order	C0SLOT1_14	XX16
01FF16	CAN0 Message Slot Buffer 1 Time Stamp Low-Order	C0SLOT1_15	XX16
020016	CAN0 Control Register 0	C0CTRLR0	XX01 0X012 ⁽¹⁾
020116			XXXX 00002 ⁽¹⁾
020216	CAN0 Status Register	C0STR	0000 00002 ⁽¹⁾
020316			X000 0X012 ⁽¹⁾
020416	CAN0 Extended ID Register	C0IDR	0016 ⁽¹⁾
020516			0016 ⁽¹⁾
020616	CAN0 Configuration Register	C0CONR	0000 XXXX2 ⁽¹⁾
020716			0000 00002 ⁽¹⁾
020816	CAN0 Time Stamp Register	C0TSR	0016 ⁽¹⁾
020916			0016 ⁽¹⁾
020A16	CAN0 Transmit Error Count Register	C0TEC	0016 ⁽¹⁾
020B16	CAN0 Receive Error Count Register	C0REC	0016 ⁽¹⁾
020C16	CAN0 Slot Interrupt Status Register	C0SISTR	0016 ⁽¹⁾
020D16			0016 ⁽¹⁾
020E16			
020F16			

X: Indeterminate


Blank spaces are reserved. No access is allowed.

NOTES:

- Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset

Address	Register	Symbol	Value after RESET
021016	CAN0 Slot Interrupt Mask Register	C0SIMKR	0016 ⁽²⁾
021116			0016 ⁽²⁾
021216			
021316			
021416	CAN0 Error Interrupt Mask Register	C0EIMKR	XXXX X0002 ⁽²⁾
021516	CAN0 Error Interrupt Status Register	C0EISTR	XXXX X0002 ⁽²⁾
021616	CAN0 Error Cause Register	C0EFR	0016 ⁽²⁾
021716	CAN0 Baud Rate Prescaler	C0BRP	0000 00012 ⁽²⁾
021816			
021916	CAN0 Mode Register	C0MDR	XXXX XX002 ⁽²⁾
021A16			
021B16			
021C16			
021D16			
021E16			
021F16			
022016	CAN0 Single Shot Control Register	C0SSCTRL	0016 ⁽²⁾
022116			0016 ⁽²⁾
022216			
022316			
022416	CAN0 Single Shot Status Register	C0SSSTR	0016 ⁽²⁾
022516			0016 ⁽²⁾
022616			
022716			
022816	CAN0 Global Mask Register Standard ID0	C0GMR0	XXX0 00002 ⁽²⁾
022916	CAN0 Global Mask Register Standard ID1	C0GMR1	XX00 00002 ⁽²⁾
022A16	CAN0 Global Mask Register Extended ID0	C0GMR2	XXXX 00002 ⁽²⁾
022B16	CAN0 Global Mask Register Extended ID1	C0GMR3	0016 ⁽²⁾
022C16	CAN0 Global Mask Register Extended ID2	C0GMR4	XX00 00002 ⁽²⁾
022D16			
022E16			
022F16			
023016	CAN0 Message Slot 0 Control Register / CAN0 Local Mask Register A Standard ID0	C0MCTL0/ COLMAR0	0000 00002 ⁽²⁾ XXX0 00002 ⁽²⁾
023116	CAN0 Message Slot 1 Control Register / CAN0 Local Mask Register A Standard ID1	C0MCTL1/ COLMAR1	0000 00002 ⁽²⁾ XX00 00002 ⁽²⁾
023216	CAN0 Message Slot 2 Control Register / CAN0 Local Mask Register A Extended ID0	C0MCTL2/ COLMAR2	0000 00002 ⁽²⁾ XXXX 00002 ⁽²⁾
023316	CAN0 Message Slot 3 Control Register / CAN0 local Mask Register A Extended ID1	C0MCTL3/ COLMAR3	0016 ⁽²⁾ 0016 ⁽²⁾
023416	CAN0 Message Slot 4 Control Register / CAN0 Local Mask Register A Extended ID2	C0MCTL4/ COLMAR4	0000 00002 ⁽²⁾ XX00 00002 ⁽²⁾
023516	CAN0 Message Slot 5 Control Register	C0MCTL5	0016 ⁽²⁾
023616	CAN0 Message Slot 6 Control Register	C0MCTL6	0016 ⁽²⁾
023716	CAN0 Message Slot 7 Control Register	C0MCTL7	0016 ⁽²⁾
023816	CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0	C0MCTL8/ COLMBR0	0000 00002 ⁽²⁾ XXX0 00002 ⁽²⁾

(Note 1)



X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 022016 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
023916	CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1	C0MCTL9/ C0LMBR1	0000 0000 ₂ ⁽²⁾ XX00 0000 ₂ ⁽²⁾
023A16	CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0	C0MCTL10/ C0LMBR2	0000 0000 ₂ ⁽²⁾ XXXX 0000 ₂ ⁽²⁾
023B16	CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1	C0MCTL11/ C0LMBR3	0016 ⁽²⁾ 0016 ⁽²⁾
023C16	CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2	C0MCTL12/ C0LMBR4	0000 0000 ₂ ⁽²⁾ XX00 0000 ₂ ⁽²⁾
023D16	CAN0 Message Slot 13 Control Register	C0MCTL13	0016 ⁽²⁾
023E16	CAN0 Message Slot 14 Control Register	C0MCTL14	0016 ⁽²⁾
023F16	CAN0 Message Slot 15 Control Register	C0MCTL15	0016 ⁽²⁾
024016	CAN0 Slot Buffer Select Register	C0SBS	0016 ⁽²⁾
024116	CAN0 Control Register 1	C0CTRL1	X000 00XX ₂ ⁽²⁾
024216	CAN0 Sleep Control Register	C0SLPR	XXXX XXX02
024316			
024416 024516	CAN0 Acceptance Filter Support Register	C0AFS	0016 ⁽²⁾ 0116 ⁽²⁾
024616			
024716			
024816			
024916			
024A16			
024B16			
024C16			
024D16			
024E16			
024F16			
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025816			
025916			
025A16			
025B16			
025C16			
025D16 to 02BF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTRL1 register switches functions for addresses 022016 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
02C016 02C116	X0 Register Y0 Register	X0R,Y0R	XX16 XX16
02C216 02C316	X1 Register Y1 Register	X1R,Y1R	XX16 XX16
02C416 02C516	X2 Register Y2 Register	X2R,Y2R	XX16 XX16
02C616 02C716	X3 Register Y3 Register	X3R,Y3R	XX16 XX16
02C816 02C916	X4 Register Y4 Register	X4R,Y4R	XX16 XX16
02CA16 02CB16	X5 Register Y5 Register	X5R,Y5R	XX16 XX16
02CC16 02CD16	X6 Register Y6 Register	X6R,Y6R	XX16 XX16
02CE16 02CF16	X7 Register Y7 Register	X7R,Y7R	XX16 XX16
02D016 02D116	X8 Register Y8 Register	X8R,Y8R	XX16 XX16
02D216 02D316	X9 Register Y9 Register	X9R,Y9R	XX16 XX16
02D416 02D516	X10 Register Y10 Register	X10R,Y10R	XX16 XX16
02D616 02D716	X11 Register Y11 Register	X11R,Y11R	XX16 XX16
02D816 02D916	X12 Register Y12 Register	X12R,Y12R	XX16 XX16
02DA16 02DB16	X13 Register Y13 Register	X13R,Y13R	XX16 XX16
02DC16 02DD16	X14 Register Y14 Register	X14R,Y14R	XX16 XX16
02DE16 02DF16	X15 Register Y15 Register	X15R,Y15R	XX16 XX16
02E016	XY Control Register	XYC	XXXX XX002
02E116			
02E216			
02E316			
02E416	UART1 Special Mode Register 4	U1SMR4	0016
02E516	UART1 Special Mode Register 3	U1SMR3	0016
02E616	UART1 Special Mode Register 2	U1SMR2	0016
02E716	UART1 Special Mode Register	U1SMR	0016
02E816	UART1 Transmit/Receive Mode Register	U1MR	0016
02E916	UART1 Baud Rate Register	U1BRG	XX16
02EA16 02EB16	UART1 Transmit Buffer Register	U1TB	XX16 XX16
02EC16	UART1 Transmit/Receive Control Register 0	U1C0	0000 10002
02ED16	UART1 Transmit/Receive Control Register 1	U1C1	0000 00102
02EE16 02EF16	UART1 Receive Buffer Register	U1RB	XX16 XX16

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
02F016			
02F116			
02F216			
02F316			
02F416	UART4 Special Mode Register 4	U4SMR4	0016
02F516	UART4 Special Mode Register 3	U4SMR3	0016
02F616	UART4 Special Mode Register 2	U4SMR2	0016
02F716	UART4 Special Mode Register	U4SMR	0016
02F816	UART4 Transmit/Receive Mode Register	U4MR	0016
02F916	UART4 Baud Rate Register	U4BRG	XX16
02FA16			
02FB16	UART4 Transmit Buffer Register	U4TB	XX16 XX16
02FC16	UART4 Transmit/Receive Control Register 0	U4C0	0000 10002
02FD16	UART4 Transmit/Receive Control Register 1	U4C1	0000 00102
02FE16			
02FF16	UART4 Receive Buffer Register	U4RB	XX16 XX16
030016	Timer B3, B4, B5 Count Start Flag	TBSR	000X XXXX2
030116			
030216			
030316	Timer A1-1 Register	TA11	XX16 XX16
030416			
030516	Timer A2-1 Register	TA21	XX16 XX16
030616			
030716	Timer A4-1 Register	TA41	XX16 XX16
030816	Three-Phase PWM Control Register 0	INVC0	0016
030916	Three-Phase PWM Control Register 1	INVC1	0016
030A16	Three-Phase Output Buffer Register 0	IDB0	0011 11112
030B16	Three-Phase Output Buffer Register 1	IDB1	0011 11112
030C16	Dead Time Timer	DTT	XX16
030D16	Timer B2 Interrupt Generating Frequency Set Counter	ICTB2	XX16
030E16			
030F16			
031016			
031116	Timer B3 Register	TB3	XX16 XX16
031216			
031316	Timer B4 Register	TB4	XX16 XX16
031416			
031516	Timer B5 Register	TB5	XX16 XX16
031616			
031716			
031816			
031916			
031A16			
031B16	Timer B3 Mode Register	TB3MR	00XX 00002
031C16	Timer B4 Mode Register	TB4MR	00XX 00002
031D16	Timer B5 Mode Register	TB5MR	00XX 00002
031E16			
031F16	External Interrupt Cause Select Register	IFSR	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
032016			
032116			
032216			
032316			
032416	UART3 Special Mode Register 4	U3SMR4	0016
032516	UART3 Special Mode Register 3	U3SMR3	0016
032616	UART3 Special Mode Register 2	U3SMR2	0016
032716	UART3 Special Mode Register	U3SMR	0016
032816	UART3 Transmit/Receive Mode Register	U3MR	0016
032916	UART3 Baud Rate Register	U3BRG	XX16
032A16			XX16
032B16	UART3 Transmit Buffer Register	U3TB	XX16
032C16	UART3 Transmit/Receive Control Register 0	U3C0	0000 10002
032D16	UART3 Transmit/Receive Control Register 1	U3C1	0000 00102
032E16			XX16
032F16	UART3 Receive Buffer Register	U3RB	XX16
033016			
033116			
033216			
033316			
033416	UART2 Special Mode Register 4	U2SMR4	0016
033516	UART2 Special Mode Register 3	U2SMR3	0016
033616	UART2 Special Mode Register 2	U2SMR2	0016
033716	UART2 Special Mode Register	U2SMR	0016
033816	UART2 Transmit/Receive Mode Register	U2MR	0016
033916	UART2 Baud Rate Register	U2BRG	XX16
033A16			XX16
033B16	UART2 Transmit Buffer Register	U2TB	XX16
033C16	UART2 Transmit/Receive Control Register 0	U2C0	0000 10002
033D16	UART2 Transmit/Receive Control Register 1	U2C1	0000 00102
033E16			XX16
033F16	UART2 Receive Buffer Register	U2RB	XX16
034016	Count Start Flag	TABSR	0016
034116	Clock Prescaler Reset Flag	CPSRF	0XXX XXXX2
034216	One-Shot Start Flag	ONSF	0016
034316	Trigger Select Register	TRGSR	0016
034416	Up-Down Flag	UDF	0016
034516			
034616			XX16
034716	Timer A0 Register	TA0	XX16
034816			XX16
034916	Timer A1 Register	TA1	XX16
034A16			XX16
034B16	Timer A2 Register	TA2	XX16
034C16			XX16
034D16	Timer A3 Register	TA3	XX16
034E16			XX16
034F16	Timer A4 Register	TA4	XX16

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
035016 035116	Timer B0 Register	TB0	XX16 XX16
035216 035316	Timer B1 Register	TB1	XX16 XX16
035416 035516	Timer B2 Register	TB2	XX16 XX16
035616	Timer A0 Mode Register	TA0MR	0016
035716	Timer A1 Mode Register	TA1MR	0016
035816	Timer A2 Mode Register	TA2MR	0016
035916	Timer A3 Mode Register	TA3MR	0016
035A16	Timer A4 Mode Register	TA4MR	0016
035B16	Timer B0 Mode Register	TB0MR	00XX 00002
035C16	Timer B1 Mode Register	TB1MR	00XX 00002
035D16	Timer B2 Mode Register	TB2MR	00XX 00002
035E16	Timer B2 Special Mode Register	TB2SC	XXXX XXX02
035F16	Count Source Prescaler Register ⁽¹⁾	TCSPR	0016
036016			
036116			
036216			
036316			
036416	UART0 Special Mode Register 4	U0SMR4	0016
036516	UART0 Special Mode Register 3	U0SMR3	0016
036616	UART0 Special Mode Register 2	U0SMR2	0016
036716	UART0 Special Mode Register	U0SMR	0016
036816	UART0 Transmit/Receive Mode Register	U0MR	0016
036916	UART0 Baud Rate Register	U0BRG	XX16
036A16 036B16	UART0 Transmit Buffer Register	U0TB	XX16 XX16
036C16	UART0 Transmit/Receive Control Register 0	U0C0	0000 10002
036D16	UART0 Transmit/Receive Control Register 1	U0C1	0000 00102
036E16 036F16	UART0 Receive Buffer Register	U0RB	XX16 XX16
037016			
037116			
037216			
037316			
037416			
037516			
037616			
037716			
037816	DMA0 Factor Select Register	DM0SL	0016
037916	DMA1 Factor Select Register	DM1SL	0016
037A16	DMA2 Factor Select Register	DM2SL	0016
037B16	DMA3 Factor Select Register	DM3SL	0016
037C16 037D16	CRC Data Register	CRCD	XX16 XX16
037E16	CRC Input Register	CRCIN	XX16
037F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The TCSPR register maintains values set before reset, even after software reset or watchdog timer reset has been performed.

Address	Register	Symbol	Value after RESET
038016 038116	A/D0 Register 0	AD00	XXXX XXXX ₂ 0000 0000 ₂
038216 038316	A/D0 Register 1	AD01	XX16 XX16
038416 038516	A/D0 Register 2	AD02	XX16 XX16
038616 038716	A/D0 Register 3	AD03	XX16 XX16
038816 038916	A/D0 Register 4	AD04	XX16 XX16
038A16 038B16	A/D0 Register 5	AD05	XX16 XX16
038C16 038D16	A/D0 Register 6	AD06	XX16 XX16
038E16 038F16	A/D0 Register 7	AD07	XX16 XX16
039016			
039116			
039216	A/D0 Control Register 4	AD0CON4	XXXX 00XX ₂
039316			
039416	A/D0 Control Register 2	AD0CON2	XX0X X000 ₂
039516	A/D0 Control Register 3	AD0CON3	XXXX X000 ₂
039616	A/D0 Control Register 0	AD0CON0	0016
039716	A/D0 Control Register 1	AD0CON1	0016
039816	D/A Register 0	DA0	XX16
039916			
039A16	D/A Register 1	DA1	XX16
039B16			
039C16	D/A Control Register	DACON	XXXX XX00 ₂
039D16			
039E16			
039F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<144-pin Package>

Address	Register	Symbol	Value after RESET
03A016	Function Select Register A8	PS8	X000 0000 ₂
03A116	Function Select Register A9	PS9	0016
03A216			
03A316			
03A416			
03A516			
03A616			
03A716	Function Select Register D1	PSD1	X0XX XX00 ₂
03A816			
03A916			
03AA16			
03AB16			
03AC16	Function Select Register C2	PSC2	XXXX X00X ₂
03AD16	Function Select Register C3	PSC3	X0XX XXXX ₂
03AE16			
03AF16	Function Select Register C	PSC	00X0 0000 ₂
03B016	Function Select Register A0	PS0	0016
03B116	Function Select Register A1	PS1	0016
03B216	Function Select Register B0	PSL0	0016
03B316	Function Select Register B1	PSL1	0016
03B416	Function Select Register A2	PS2	00X0 0000 ₂
03B516	Function Select Register A3	PS3	0016
03B616	Function Select Register B2	PSL2	00X0 0000 ₂
03B716	Function Select Register B3	PSL3	0016
03B816			
03B916	Function Select Register A5	PS5	XXX0 0000 ₂
03BA16			
03BB16			
03BC16			
03BD16			
03BE16			
03BF16			
03C016	Port P6 Register	P6	XX16
03C116	Port P7 Register	P7	XX16
03C216	Port P6 Direction Register	PD6	0016
03C316	Port P7 Direction Register	PD7	0016
03C416	Port P8 Register	P8	XX16
03C516	Port P9 Register	P9	XX16
03C616	Port P8 Direction Register	PD8	00X0 0000 ₂
03C716	Port P9 Direction Register	PD9	0016
03C816	Port P10 Register	P10	XX16
03C916	Port P11 Register	P11	XX16
03CA16	Port P10 Direction Register	PD10	0016
03CB16	Port P11 Direction Register	PD11	XXX0 0000 ₂
03CC16	Port P12 Register	P12	XX16
03CD16	Port P13 Register	P13	XX16
03CE16	Port P12 Direction Register	PD12	0016
03CF16	Port P13 Direction Register	PD13	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<144-pin Package>

Address	Register	Symbol	Value after RESET
03D016	Port P14 Register	P14	XX16
03D116	Port P15 Register	P15	XX16
03D216	Port P14 Direction Register	PD14	X000 00002
03D316	Port P15 Direction Register	PD15	0016
03D416			
03D516			
03D616			
03D716			
03D816			
03D916			
03DA16	Pull-Up Control Register 2	PUR2	0016
03DB16	Pull-Up Control Register 3	PUR3	0016
03DC16	Pull-Up Control Register 4	PUR4	XXXX 00002
03DD16			
03DE16			
03DF16			
03E016	Port P0 Register	P0	XX16
03E116	Port P1 Register	P1	XX16
03E216	Port P0 Direction Register	PD0	0016
03E316	Port P1 Direction Register	PD1	0016
03E416	Port P2 Register	P2	XX16
03E516	Port P3 Register	P3	XX16
03E616	Port P2 Direction Register	PD2	0016
03E716	Port P3 Direction Register	PD3	0016
03E816	Port P4 Register	P4	XX16
03E916	Port P5 Register	P5	XX16
03EA16	Port P4 Direction Register	PD4	0016
03EB16	Port P5 Direction Register	PD5	0016
03EC16			
03ED16			
03EE16			
03EF16			
03F016	Pull-Up Control Register 0	PUR0	0016
03F116	Pull-Up Control Register 1	PUR1	XXXX 00002
03F216			
03F316			
03F416			
03F516			
03F616			
03F716			
03F816			
03F916			
03FA16			
03FB16			
03FC16			
03FD16			
03FE16			
03FF16	Port Control Register	PCR	XXXX XXX02

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<100-pin Package>

Address	Register	Symbol	Value after RESET
03A016			
03A116			
03A216			
03A316			
03A416			
03A516			
03A616			
03A716	Function Select Register D1	PSD1	X0XX XX002
03A816			
03A916			
03AA16			
03AB16			
03AC16	Function Select Register C2	PSC2	XXXX X00X2
03AD16	Function Select Register C3	PSC3	X0XX XXXX2
03AE16			
03AF16	Function Select Register C	PSC	0X00 00002
03B016	Function Select Register A0	PS0	0016
03B116	Function Select Register A1	PS1	0016
03B216	Function Select Register B0	PSL0	0016
03B316	Function Select Register B1	PSL1	0016
03B416	Function Select Register A2	PS2	00X0 00002
03B516	Function Select Register A3	PS3	0016
03B616	Function Select Register B2	PSL2	00X0 00002
03B716	Function Select Register B3	PSL3	0016
03B816			
03B916			
03BA16			
03BB16			
03BC16			
03BD16			
03BE16			
03BF16			
03C016	Port P6 Register	P6	XX16
03C116	Port P7 Register	P7	XX16
03C216	Port P6 Direction Register	PD6	0016
03C316	Port P7 Direction Register	PD7	0016
03C416	Port P8 Register	P8	XX16
03C516	Port P9 Register	P9	XX16
03C616	Port P8 Direction Register	PD8	00X0 00002
03C716	Port P9 Direction Register	PD9	0016
03C816	Port P10 Register	P10	XX16
03C916			
03CA16	Port P10 Direction Register	PD10	0016
03CB16	Set default value to "FF16"		
03CC16			
03CD16			
03CE16	Set default value to "FF16"		
03CF16	Set default value to "FF16"		

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<100-pin Package>

Address	Register	Symbol	Value after RESET
03D016			
03D116			
03D216	Set default value to "FF16"		
03D316	Set default value to "FF16"		
03D416			
03D516			
03D616			
03D716			
03D816			
03D916			
03DA16	Pull-Up Control Register 2	PUR2	0016
03DB16	Pull-Up Control Register 3	PUR3	0016
03DC16	Set default value to "0016"		
03DD16			
03DE16			
03DF16			
03E016	Port P0 Register	P0	XX16
03E116	Port P1 Register	P1	XX16
03E216	Port P0 Direction Register	PD0	0016
03E316	Port P1 Direction Register	PD1	0016
03E416	Port P2 Register	P2	XX16
03E516	Port P3 Register	P3	XX16
03E616	Port P2 Direction Register	PD2	0016
03E716	Port P3 Direction Register	PD3	0016
03E816	Port P4 Register	P4	XX16
03E916	Port P5 Register	P5	XX16
03EA16	Port P4 Direction Register	PD4	0016
03EB16	Port P5 Direction Register	PD5	0016
03EC16			
03ED16			
03EE16			
03EF16			
03F016	Pull-up Control Register 0	PUR0	0016
03F116	Pull-up Control Register 1	PUR1	XXXX 00002
03F216			
03F316			
03F416			
03F516			
03F616			
03F716			
03F816			
03F916			
03FA16			
03FB16			
03FC16			
03FD16			
03FE16			
03FF16	Port Control Register	PCR	XXXX XXX02

X: Indeterminate

Blank spaces are reserved. No access is allowed.

5. Electrical Characteristics

5.1 Electrical Characteristics (M32C/84)

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter		Condition	Value	Unit
Vcc1, Vcc2	Supply Voltage		Vcc1=AVcc	-0.3 to 6.0	V
Vcc2	Supply Voltage		-	-0.3 to Vcc1	V
AVcc	Analog Supply Voltage		Vcc1=AVcc	-0.3 to 6.0	V
Vi	Input Voltage	RESET, CNVss, BYTE, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P140-P146, P150-P157 ⁽¹⁾ , VREF, XIN		-0.3 to Vcc1+0.3	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽¹⁾		-0.3 to Vcc2+0.3	
		P70, P71		-0.3 to 6.0	
Vo	Output Voltage	P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P140-P146, P150-P157 ⁽¹⁾ , XOUT		-0.3 to Vcc1+0.3	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽¹⁾		-0.3 to Vcc2+0.3	
Pd	Power Dissipation		Topr=25° C	500	mW
Topr	Operating Ambient Temperature	during CPU operation		-20 to 85/ -40 to 85 ⁽²⁾	° C
		during flash memory program and erase operation		0 to 60	
Tstg	Storage Temperature			-65 to 150	° C

NOTES:

1. P11 to P15 are provided in the 144-pin package only.
2. Contact Renesas Technology Sales Co., Ltd, if temperature range of -40 to 85° C is required.

Table 5.2 Recommended Operating Conditions**($V_{CC1} = V_{CC2} = 3.0V$ to $5.5V$ at $T_{OPR} = -20$ to $85^{\circ}C$ unless otherwise specified)**

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
V_{CC1}, V_{CC2}	Supply Voltage ($V_{CC1} \geq V_{CC2}$)	3.0	5.0	5.5	V
AV_{CC}	Analog Supply Voltage		V_{CC1}		V
V_{SS}	Supply Voltage		0		V
AV_{SS}	Analog Supply Voltage		0		V

Table 5.2 Recommended Operating Conditions (Continued)
($V_{CC1}=V_{CC2}=3.0V$ to $5.5V$ at $T_{OPR}=-20$ to $85^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Accommodating Pins	Standard			Unit
			Min.	Typ.	Max.	
V_{IH}	Input High ("H") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽⁴⁾	0.8V CC_2		V_{CC_2}	V
		P60-P67, P72-P77, P80-P87 ⁽³⁾ , P90-P97, P100-P107, P140-P146, P150-P157 ⁽⁴⁾ , X _{IN} , \overline{RESET} , CNVss, BYTE	0.8V CC_1		V_{CC_1}	
		P70, P71	0.8V CC_1		6.0	
		P00-P07, P10-P17 (in single-chip mode)	0.8V CC_2		V_{CC_2}	
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0.5V CC_2		V_{CC_2}	
V_{IL}	Input Low ("L") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽⁴⁾	0		0.2V CC_2	V
		P60-P67, P72-P77, P80-P87 ⁽³⁾ , P90-P97, P100-P107, P140-P146, P150-P157 ⁽⁴⁾ , X _{IN} , \overline{RESET} , CNVss, BYTE	0		0.2V CC_1	
		P00-P07, P10-P17 (in single-chip mode)	0		0.2V CC_2	
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0		0.16V CC_2	
$I_{OH(peak)}$	Peak Output High ("H") Current ⁽²⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾			-10.0	mA
$I_{OH(avg)}$	Average Output High ("H") Current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾			-5.0	mA
$I_{OL(peak)}$	Peak Output Low ("L") Current ⁽²⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾			10.0	mA
$I_{OL(avg)}$	Average Output Low ("L") Current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾			5.0	mA

NOTES:

1. Typical values when average output current is 100ms.
2. Total $I_{OL(peak)}$ for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.
 Total $I_{OL(peak)}$ for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.
 Total $I_{OH(peak)}$ for P0, P1, P2, and P11 must be -40mA or less.
 Total $I_{OH(peak)}$ for P86, P87, P9, P10, P14 and P15 must be -40mA or less.
 Total $I_{OH(peak)}$ for P3, P4, P5, P12 and P13 must be -40mA or less.
 Total $I_{OH(peak)}$ for P6, P7, and P80 to P84 must be -40mA or less.
3. V_{IH} and V_{IL} reference for P87 applies when P87 is used as a programmable input port.
 It does not apply when P87 is used as X_{CIN}.
4. P11 to P15 are provided in the 144-pin package only.

Table 5.2 Recommended Operating Conditions (Continued)
(V_{CC1}=V_{CC2}=3.0V to 5.5V at T_{OPR}=-20 to 85°C unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
f(X _{IN})	Main Clock Input Frequency	V _{CC1} =4.2 to 5.5V	0	32	MHz
		V _{CC1} =3.0 to 5.5V	0	24	MHz
f(X _{CIN})	Sub Clock Frequency		32.768	50	kHz
f(Ring)	On-chip Oscillator Frequency		1		MHz
f(PLL)	PLL Clock Frequency	V _{CC1} =4.2 to 5.5V	10	32	MHz
		V _{CC1} =3.0 to 5.5V	10	24	MHz
t _{SU} (PLL)	PLL Lock Time	V _{CC1} =5.0V		5	ms
		V _{CC1} =3.3V		10	ms

$V_{CC1}=V_{CC2}=5V$ **Table 5.3 Electrical Characteristics**(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at Topr= -20 to 85°C, f(X_{IN})=32MHz unless otherwise specified)

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
V _{OH}	Output High ("H") Voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇	I _{OH} =-5mA	3.0		V _{CC2}	
		P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OH} =-5mA	3.0		V _{CC1}	
		P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇	I _{OH} =-200μA	4.7		V _{CC2}	
		P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OH} =-200μA	4.7		V _{CC1}	
	X _{OUT}		I _{OH} =-1mA	3.0		V	
	X _{COUT}	High Power	No load applied		2.5	V	
		Low Power	No load applied		1.6		
V _{OL}	Output Low ("L") Voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =5mA		2.0	V	
		P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =200μA		0.45	V	
	X _{OUT}		I _{OL} =1mA		2.0	V	
	X _{COUT}	High Power	No load applied		0	V	
		Low Power	No load applied		0		
	V _{T+} -V _{T-}	HOLD, RDY, TA0 _{IN} -TA4 _{IN} , TB0 _{IN} -TB5 _{IN} , INT0-INT5, AD _{TRG} , CTS0-CTS4, CLK0-CLK4, TA0 _{OUT} -TA4 _{OUT} , NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V
		RESET		0.2		1.8	V
I _{IH}	Input High ("H") Current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _I =5V		5.0	μA	
I _{IL}	Input Low ("L") Current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _I =0V		-5.0	μA	
R _{PULLUP}	Pull-up Resistance	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	V _I =0V	Flash Memory	30	50	167 kΩ
		Masked ROM	20	40	167 kΩ		
R _{FXIN}	Feedback Resistance	X _{IN}				1.5	MΩ
R _{FXCIN}	Feedback Resistance	X _{CIN}				10	MΩ
V _{RAM}	RAM Standby Voltage	In stop mode			2.0		V
I _{CC}	Power Supply Current	Measurement conditions: In single-chip mode, output pins are left open and other pins are connected to V _{SS} .	f(X _{IN})=32 MHz, square wave, no division		28	45	mA
			f(X _{CIN})=32 kHz, in wait mode, Topr=25°C		10		μA
			Topr=25°C (while clock is stopped)		0.8	5	μA
			Topr=85°C (while clock is stopped)			50	μA

NOTES:

- P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=5V$

Table 5.4 A/D Conversion Characteristics ($V_{CC1}=V_{CC2}=AV_{CC}=V_{REF}=4.2$ to $5.5V$, $V_{SS}=AV_{SS}=0V$ at $T_{OPR}=-20$ to $85^{\circ}C$, $f(XIN)=32MHz$ unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	$V_{REF}=V_{CC1}$			10	Bits
INL	Integral Nonlinearity Error	$V_{REF}=V_{CC1}=V_{CC2}=5V$	AN ₀ to AN ₇ , AN ₀ to AN ₇ , AN ₂ to AN ₂₇ , AN ₁₅ to AN ₁₅ , ANEX ₀ , ANEX ₁			± 3 LSB
			External op-amp connection mode			± 7 LSB
DNL	Differential Nonlinearity Error				± 1	LSB
-	Offset Error				± 3	LSB
-	Gain Error				± 3	LSB
R _{LADDER}	Resistor Ladder	$V_{REF}=V_{CC1}$	8.00		40	kΩ
t _{CONV}	10-bit Conversion Time ^(1, 2)		2.06			μs
t _{CONV}	8-bit Conversion Time ^(1, 2)		1.75			μs
t _{SAMP}	Sampling Time ⁽¹⁾		0.188			μs
V _{REF}	Reference Voltage		2.00		V_{CC1}	V
V _{IA}	Analog Input Voltage		0.00		V_{REF}	V

NOTES:

1. Divide $f(XIN)$, if exceeding 16 MHz, to keep φAD frequency at 16 MHz or less.
2. Sample and hold function available.

Table 5.5 D/A Conversion Characteristics ($V_{CC1}=V_{CC2}=V_{REF}=4.2$ to $5.5V$, $V_{SS}=AV_{SS}=0V$ at $T_{OPR}=-20$ to $85^{\circ}C$, $f(XIN)=32MHz$ unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t _{SU}	Setup Time				3	μs
R _O	Output Resistance		4	10	20	kΩ
I _{VREF}	Reference Power Supply Input Current	(Note 1)			1.5	mA

NOTES:

1. Measurement when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "00₁₆". The resistor ladder in the A/D converter is excluded.
- I_{VREF} flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V_{REF} connection).

$V_{CC1}=V_{CC2}=5V$ **Table 5.6 Flash Memory Version Electrical Characteristics⁽¹⁾**

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
-	Program and Erase Endurance ⁽³⁾	100			cycles
-	Word Program Time ($V_{CC1}=5.0V$, $T_{OPR}=25^\circ C$)		25	200	μs
-	Lock Bit Program Time		25	200	μs
-	Block Erase Time ($V_{CC1}=5.0V$, $T_{OPR}=25^\circ C$)	4-Kbyte Block	0.3	4	s
		8-Kbyte Block	0.3	4	s
		32-Kbyte Block	0.5	4	s
		64-Kbyte Block	0.8	4	s
-	All-Unlocked-Block Erase Time ⁽²⁾			$4 \times n$	s
t_{PS}	Flash Memory Circuit Stabilization Wait Time			15	μs
-	Data Hold Time ⁽⁴⁾	10			years

NOTES:

1. Referenced to $V_{CC1}=4.5$ to $5.5V$, 3.0 to $3.6V$ at $T_{OPR} = 0$ to $60^\circ C$ unless otherwise specified.
2. n denotes the number of block to be erased.
3. Number of program-erase cycles per block.
If Program and Erase Endurance is n cycle ($n=100$), each block can be erased and programmed n cycles.
For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (Rewrite prohibited).
4. $T_{OPR} = -40$ to $85^\circ C$

$V_{CC1}=V_{CC2}=5V$ **Table 5.7 Low Voltage Detect Circuit Electrical Characteristics ($V_{CC1}=V_{CC2}=3.0$ to $5.5V$, $V_{SS}=AV_{SS}=0V$ at $T_{OPR}=-20$ to $85^{\circ}C$ unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
Vdet4	Voltage Down Detect Voltage ⁽¹⁾	$V_{CC1}=3.0$ to $5.5V$		3.8		V
Vdet3	Reset Space Detect Voltage ⁽¹⁾			3.0		V
Vdet3s	Low Voltage Reset Hold Voltage		2.0			V
Vdet3r	Low Voltage Reset Release Voltage ⁽²⁾			3.1		V

NOTES:


1. $V_{det4} > V_{det3}$
2. $V_{det3r} > V_{det3}$ is not guaranteed.

Table 5.8 Power Supply Timing

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Wait Time for Stable Internal Supply Voltage when Power-on	$V_{CC1}=3.0$ to $5.5V$			2	ms
td(S-R)	Wait Time to Release Voltage Down Detect Reset	$V_{CC1}=V_{det3r}$ to $5.5V$		6 ⁽¹⁾	20	ms
td(E-A)	Start-up Time for Low Voltage Detect Circuit Operation	$V_{CC1}=3.0$ to $5.5V$			20	μs

NOTES:

1. $V_{CC1}=5V$

**Figure 5.1 Power Supply Timing Diagram**

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements**(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}=-20 to 85°C unless otherwise specified)**Table 5.9 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C	External Clock Input Cycle Time	31.25		ns
t _{W(H)}	External Clock Input High ("H") Width	13.75		ns
t _{W(L)}	External Clock Input Low ("L") Width	13.75		ns
t _R	External Clock Rise Time		5	ns
t _F	External Clock Fall Time		5	ns

Table 5.10 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{AC1(RD-DB)}	Data Input Access Time (RD standard)		(Note 1)	ns
t _{AC1(AD-DB)}	Data Input Access Time (AD standard, CS standard)		(Note 1)	ns
t _{AC2(RD-DB)}	Data Input Access Time (RD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
t _{AC2(AD-DB)}	Data Input Access Time (AD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
t _{SU(DB-BCLK)}	Data Input Setup Time	26		ns
t _{SU(RDY-BCLK)}	RDY Input Setup Time	26		ns
t _{SU(HOLD-BCLK)}	HOLD Input Setup Time	30		ns
t _{H(RD-DB)}	Data Input Hold Time	0		ns
t _{H(BCLK-RDY)}	RDY Input Hold Time	0		ns
t _{H(BCLK-HOLD)}	HOLD Input Hold Time	0		ns
t _{D(BCLK-HLDA)}	HLDA Output Delay Time		25	ns

NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles. Insert a wait state or lower the operation frequency, f(BCLK), if the calculated value is negative.

$$t_{AC1}(RD - DB) = t_{AC2}(RD - DB) = \frac{10^9 X m}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)+1)$$

$$t_{AC1}(AD - DB) = \frac{10^9 X n}{f(BCLK)} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, n=a+b)$$

$$t_{AC2}(AD - DB) = \frac{10^9 X p}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, p=\{(a+b-1)x2\}+1)$$

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements**(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}=-20 to 85°C unless otherwise specified)**Table 5.11 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TAiIN Input Cycle Time	100		ns
t _{W(TAH)}	TAiIN Input High ("H") Width	40		ns
t _{W(TAL)}	TAiIN Input Low ("L") Width	40		ns

Table 5.12 Timer A Input (Gate Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TAiIN Input Cycle Time	400		ns
t _{W(TAH)}	TAiIN Input High ("H") Width	200		ns
t _{W(TAL)}	TAiIN Input Low ("L") Width	200		ns

Table 5.13 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TAiIN Input Cycle Time	200		ns
t _{W(TAH)}	TAiIN Input High ("H") Width	100		ns
t _{W(TAL)}	TAiIN Input Low ("L") Width	100		ns

Table 5.14 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{W(TAH)}	TAiIN Input High ("H") Width	100		ns
t _{W(TAL)}	TAiIN Input Low ("L") Width	100		ns

Table 5.15 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(UP)}	TAiour Input Cycle Time	2000		ns
t _{W(UPH)}	TAiour Input High ("H") Width	1000		ns
t _{W(UPL)}	TAiour Input Low ("L") Width	1000		ns
t _{SU(UP-TIN)}	TAiour Input Setup Time	400		ns
t _{H(TIN-UP)}	TAiour Input Hold Time	400		ns

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements****($V_{CC1} = V_{CC2} = 4.2$ to $5.5V$, $V_{SS} = 0V$ at $T_{OPR} = -20$ to $85^{\circ}C$ unless otherwise specified)****Table 5.16 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiN Input High ("H") Width (counted on one edge)	40		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on one edge)	40		ns
tc(TB)	TBiN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiN Input High ("H") Width (counted on both edges)	80		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on both edges)	80		ns

Table 5.17 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Width	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

Table 5.18 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Width	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

Table 5.19 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(AD)	AD _{TRG} Input Cycle Time (required for re-trigger)	1000		ns
tw(ADL)	AD _{TRG} Input Low ("L") Width	125		ns

Table 5.20 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(Ck)	CLKi Input Cycle Time	200		ns
tw(CkH)	CLKi Input High ("H") Width	100		ns
tw(CkL)	CLKi Input Low ("L") Width	100		ns
td(C-Q)	TxDi Output Delay Time		80	ns
th(C-Q)	TxDi Hold Time	0		ns
tsu(D-C)	RxDi Input Setup Time	30		ns
th(C-Q)	RxDi Input Hold Time	90		ns

Table 5.21 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INTi Input High ("H") Width	250		ns
tw(INL)	INTi Input Low ("L") Width	250		ns

$V_{CC1}=V_{CC2}=5V$ **Switching Characteristics**(V_{CC1} = V_{CC2} = 4.2 to 5.5V, V_{SS} = 0V at T_{opr} = -20 to 85°C unless otherwise specified)**Table 5.22 Memory Expansion Mode and Microprocessor Mode
(when accessing external memory space)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2	18	ns	
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3	ns	
th(RD-AD)	Address Output Hold Time (RD standard)		0	ns	
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)	ns	
td(BCLK-CS)	Chip-Select Signal Output Delay Time		18	ns	
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		-3	ns	
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard)		0	ns	
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard)		(Note 1)	ns	
td(BCLK-RD)	RD Signal Output Delay Time		18	ns	
th(BCLK-RD)	RD Signal Output Hold Time		-5	ns	
td(BCLK-WR)	WR Signal Output Delay Time		18	ns	
th(BCLK-WR)	WR Signal Output Hold Time		-5	ns	
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 2)	ns	
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)	ns	
tw(WR)	WR Output Width		(Note 2)	ns	

NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles.

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=(bx2)-1)$$

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK)} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m= b)$$

$V_{CC1}=V_{CC2}=5V$ **Switching Characteristics**(V_{CC} = 4.2 to 5.5V, V_{SS} = 0V at T_{OPR} = -20 to 85°C unless otherwise specified)**Table 5.23 Memory Expansion Mode and Microprocessor Mode
(when accessing an external memory space with the multiplexed bus)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard)		(Note 1)		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-Select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard)		(Note 1)		ns
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-5		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 2)		ns
th(DB-WR)	Data Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (BCLK standard)		-2		ns
td(AD-ALE)	ALE Signal Output Delay Time (address standard)		(Note 3)		ns
th(ALE-AD)	ALE Signal Output Hold Time (address standard)		(Note 4)		ns
tdz(RD-AD)	Address Output Float Start Time			8	ns

NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.


$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m = (bx2)-1)$$

3. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$td(AD - ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n = a)$$

4. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.


$$th(ALE - AD) = \frac{10^9 \times n}{f(BCLK) \times 2} - 10 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n = a)$$


$V_{CC1}=V_{CC2}=5V$ 


NOTES:


1. P11 to P15 are provided in the 144-pin package only.

Figure 5.2 P0 to P15 Measurement Circuit

**Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (1)**

**Figure 5.4 V_{CC1}=V_{CC2}=5V Timing Diagram (2)**

Figure 5.5 Vcc₁=Vcc₂=5V Timing Diagram (3)

Figure 5.6 $V_{CC1}=V_{CC2}=5V$ Timing Diagram (4)

$V_{CC1}=V_{CC2}=3.3V$ **Table 5.24 Electrical Characteristics**(V_{CC1}=V_{CC2}=3.0 to 3.6V, V_{SS}=0V at T_{opr} = -20 to 85°C, f(X_{IN})=24MHz unless otherwise specified)

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
V _{OH}	Output High ("H") Voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇	I _{OH} =-1mA	2.7		V _{CC2}	V	
		P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾		2.7		V _{CC1}	V	
		X _{OUT}	I _{OH} =-0.1mA	2.7		V _{CC1}	V	
		X _{COUT}	High Power Low Power	No load applied No load applied	2.5 1.6		V	
V _{OL}	Output Low ("L") Voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =1mA		0.5	V		
		X _{OUT}	I _{OL} =0.1mA		0.5	V		
		X _{COUT}	High Power Low Power	No load applied No load applied	0 0	V		
		RESET		0.2	1.8	V		
I _{IH}	Input High ("H") Current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _i =3V		4.0	μA		
I _{IL}	Input Low ("L") Current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _i =0V		-4.0	μA		
R _{PULLUP}	Pull-up Resistance	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	V _i =0V	Flash Memory Masked ROM	66 40	120 70	500 500	kΩ
R _{FXIN}	Feedback Resistance	X _{IN}			3.0		MΩ	
R _{FXCIN}	Feedback Resistance	X _{CIN}			20.0		MΩ	
V _{RAM}	RAM Standby Voltage	in stop mode			2.0		V	
I _{CC}	Power Supply Current	Measurement condition: In single-chip mode, output pins are left open and other pins are connected to V _{SS} .	f(X _{IN})=24 MHz, square wave, no division		22	35	mA	
			f(X _{CIN})=32 kHz, in wait mode, T _{opr} =25°C		10		μA	
			T _{opr} =25°C when the clock stops		0.8	5	μA	
			T _{opr} =85°C when the clock stops			50	μA	

NOTES:

- P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=3.3V$

Table 5.25 A/D Conversion Characteristics ($V_{CC1}=V_{CC2}=AV_{CC}=V_{REF}=3.0$ to $3.6V$, $V_{SS}=AV_{SS}=0V$ at $T_{opr} = -20$ to $85^{\circ}C$, $f(X_{IN}) = 24MHz$ unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	$V_{REF}=V_{CC1}$			10	Bits
INL	Integral Nonlinearity Error	No S&H function (8-bit)	$V_{CC1}=V_{CC2}=V_{REF}=3.3V$		± 2	LSB
DNL	Differential Nonlinearity Error	No S&H function (8-bit)			± 1	LSB
-	Offset Error	No S&H function (8-bit)			± 2	LSB
-	Gain Error	No S&H function (8-bit)			± 2	LSB
R _{LADDER}	Resistor Ladder	$V_{REF}=V_{CC1}$	8		40	kΩ
t _{CONV}	8-bit Conversion Time ^(1, 2)		6.1			μs
V _{REF}	Reference Voltage		3.0		V _{CC1}	V
V _{IA}	Analog Input Voltage		0		V _{REF}	V

S&H: Sample and Hold

NOTES:

1. Divide $f(X_{IN})$, if exceeding 10 MHz, to keep φAD frequency at 10 MHz or less.
2. S&H function not available.

Table 5.26 D/A Conversion Characteristics ($V_{CC1}=V_{CC2}=V_{REF}=3.0$ to $3.6V$, $V_{SS}=AV_{SS}=0V$ at $T_{opr} = -20$ to $85^{\circ}C$, $f(X_{IN}) = 24MHz$ unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t _{SU}	Setup Time				3	μs
R _O	Output Resistance		4	10	20	kΩ
I _{VREF}	Reference Power Supply Input Current	(Note 1)			1.0	mA

NOTES:

1. Measurement results when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "00₁₆". The resistor ladder in the A/D converter is excluded.
- I_{VREF} flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V_{REF} connection).

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements****($V_{CC1}=V_{CC2}=3.0$ to $3.6V$, $V_{SS} = 0V$ at $T_{OPR} = -20$ to $85^\circ C$ unless otherwise specified)****Table 5.27 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc	External Clock Input Cycle Time	41		ns
tw(H)	External Clock Input High ("H") Width	18		ns
tw(L)	External Clock Input Low ("L") Width	18		ns
tr	External Clock Rise Time		5	ns
tf	External Clock Fall Time		5	ns

Table 5.28 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tac1(RD-DB)	Data Input Access Time (RD standard)		(Note 1)	ns
tac1(AD-DB)	Data Input Access Time (AD standard, CS standard)		(Note 1)	ns
tac2(RD-DB)	Data Input Access Time (RD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
tac2(AD-DB)	Data Input Access Time (AD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
tsu(DB-BCLK)	Data Input Setup Time	30		ns
tsu(RDY-BCLK)	RDY Input Setup Time	40		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	60		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns
td(BCLK-HLDA)	HLDA Output Delay Time		25	ns

NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles. Insert a wait state or lower the operation frequency, $f_{(BCLK)}$, if the calculated value is negative.

$$tac1(RD - DB) = tac2(RD - DB) = \frac{10^9 X m}{f(BCLK) X 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, m = (b \times 2) + 1\text{)}$$

$$tac1(AD - DB) = \frac{10^9}{f(BCLK)} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, n = a+b\text{)}$$

$$tac2(AD - DB) = \frac{10^9 X p}{f(BCLK)} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, p = \{(a+b-1) \times 2\}\text{)}$$

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements****($V_{CC1}=V_{CC2}=3.0$ to $3.6V$, $V_{SS}=0V$ at $T_{opr} = -20$ to $85^{\circ}C$ unless otherwise specified)****Table 5.29 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{C(TA)}$	TAiin Input Cycle Time	100		ns
$t_{W(TAH)}$	TAiin Input High ("H") Width	40		ns
$t_{W(TAL)}$	TAiin Input Low ("L") Width	40		ns

Table 5.30 Timer A Input (Gate Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{C(TA)}$	TAiin Input Cycle Time	400		ns
$t_{W(TAH)}$	TAiin Input High ("H") Width	200		ns
$t_{W(TAL)}$	TAiin Input Low ("L") Width	200		ns

Table 5.31 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{C(TA)}$	TAiin Input Cycle Time	200		ns
$t_{W(TAH)}$	TAiin Input High ("H") Width	100		ns
$t_{W(TAL)}$	TAiin Input Low ("L") Width	100		ns

Table 5.32 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{W(TAH)}$	TAiin Input High ("H") Width	100		ns
$t_{W(TAL)}$	TAiin Input Low ("L") Width	100		ns

Table 5.33 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{C(UP)}$	TAiout Input Cycle Time	2000		ns
$t_{W(UPH)}$	TAiout Input High ("H") Width	1000		ns
$t_{W(UPL)}$	TAiout Input Low ("L") Width	1000		ns
$t_{SU(UP-TIN)}$	TAiout Input Setup Time	400		ns
$t_{H(TIN-UP)}$	TAiout Input Hold Time	400		ns

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements**(V_{CC1}=V_{CC2}= 3.0 to 3.6V, V_{SS} = 0V at T_{opr} = -20 to 85°C unless otherwise specified)**Table 5.34 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time (counted on one edge)	100		ns
t _{W(TBH)}	TBiN Input High ("H") Width (counted on one edge)	40		ns
t _{W(TBL)}	TBiN Input Low ("L") Width (counted on one edge)	40		ns
t _{C(TB)}	TBiN Input Cycle Time (counted on both edges)	200		ns
t _{W(TBH)}	TBiN Input High ("H") Width (counted on both edges)	80		ns
t _{W(TBL)}	TBiN Input Low ("L") Width (counted on both edges)	80		ns

Table 5.35 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time	400		ns
t _{W(TBH)}	TBiN Input High ("H") Wdth	200		ns
t _{W(TBL)}	TBiN Input Low ("L") Width	200		ns

Table 5.36 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time	400		ns
t _{W(TBH)}	TBiN Input High ("H") Width	200		ns
t _{W(TBL)}	TBiN Input Low ("L") Width	200		ns

Table 5.37 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(AD)}	AD _{TRG} Input Cycle Time (required for re-trigger)	1000		ns
t _{W(ADL)}	AD _{TRG} Input Low ("L") Width	125		ns

Table 5.38 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(CK)}	CLKi Input Cycle Time	200		ns
t _{W(CKH)}	CLKi Input High ("H") Width	100		ns
t _{W(CKL)}	CLKi Input Low ("L") Width	100		ns
t _{D(CQ)}	TxDi Output Delay Time		80	ns
t _{H(CQ)}	TxDi Hold Time	0		ns
t _{SU(D-C)}	RxDi Input Setup Time	30		ns
t _{H(CQ)}	RxDi Input Hold Time	90		ns

Table 5.39 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{W(INH)}	INTi Input High ("H") Width	250		ns
t _{W(INL)}	INTi Input Low ("L") Width	250		ns

VCC1=VCC2=3.3V

Switching Characteristics

(VCC1=VCC2=3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)

**Table 5.40 Memory Expansion Mode and Microprocessor Mode
(when accessing external memory space)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		0		ns
th(RD-AD)	Address Output Hold Time (RD standard)		0		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-Select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		0		ns
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard)		0		ns
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-3		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 2)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
tw(WR)	WR Output Width		(Note 2)		ns

NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles.

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK)} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m=b)$$

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=(b \times 2)-1)$$

VCC1=VCC2=3.3V

Switching Characteristics

(VCC1 = VCC2 = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)

**Table 5.41 Memory Expansion Mode and Microprocessor Mode
(when accessing an external memory space with the multiplexed bus)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		0		ns
th(RD-AD)	Address Output Hold Time (RD standard)		(Note 1)		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-Select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		0		ns
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard)		(Note 1)		ns
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-AD)	RD Signal Output Hold Time		-3		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(DB-WR)	Data Output delay Time (WR standard)		(Note 2)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (BCLK standard)		-2		ns
td(AD-ALE)	ALE Signal Output Delay Time (address standard)		(Note 3)		ns
th(ALE-AD)	ALE Signal Output Hold Time (address standard)		(Note 4)		ns
tdz(RD-AD)	Address Output Float Start Time			8	ns

NOTES:

1. Values can be obtained by the following equations, according to BLCK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

2. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles.


$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m=(b+2)-1)$$


3. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles.


$$td(AD - ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$


4. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles.

$$th(ALE - AD) = \frac{10^9 \times m}{f(BCLK) \times 2} - 10 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$

Figure 5.7 V_{CC1}=V_{CC2}=3.3V Timing Diagram (1)

**Figure 5.8 V_{CC1}=V_{CC2}=3.3V Timing Diagram (2)**

**Figure 5.9 V_{CC1}=V_{CC2}=3.3V Timing Diagram (3)**

Figure 5.10 $V_{CC1}=V_{CC2}=3.3V$ Timing Diagram (4)

5.2 Electrical Characteristics (M32C/84T)

Table 5.42 Absolute Maximum Ratings

Symbol	Parameter		Condition	Value	Unit
V _{CC1} , V _{CC2}	Supply Voltage		V _{CC1} =V _{CC2} =AV _{CC}	-0.3 to 6.0	V
AV _{CC}	Analog Supply Voltage		V _{CC1} =V _{CC2} =AV _{CC}	-0.3 to 6.0	V
V _I	Input Voltage	RESET, CNV _{SS} , BYTE, P ₆₀ -P ₆₇ , P ₇₂ -P ₇₇ , P ₈₀ -P ₈₇ , P ₉₀ -P ₉₇ , P ₁₀₀ -P ₁₀₇ , P ₁₄₀ -P ₁₄₆ , P ₁₅₀ -P ₁₅₇ ⁽¹⁾ , V _{REF} , X _{IN}		-0.3 to V _{CC1} +0.3	V
		P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₁₁₀ -P ₁₁₄ , P ₁₂₀ -P ₁₂₇ , P ₁₃₀ -P ₁₃₇ ⁽¹⁾		-0.3 to V _{CC2} +0.3	
		P ₇₀ , P ₇₁		-0.3 to 6.0	
V _O	Output Voltage	P ₆₀ -P ₆₇ , P ₇₂ -P ₇₇ , P ₈₀ -P ₈₄ , P ₈₆ , P ₈₇ , P ₉₀ -P ₉₇ , P ₁₀₀ -P ₁₀₇ , P ₁₄₀ -P ₁₄₆ , P ₁₅₀ -P ₁₅₇ ⁽¹⁾ , X _{OUT}		-0.3 to V _{CC1} +0.3	V
		P ₀₀ -P ₀₇ , P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , P ₃₀ -P ₃₇ , P ₄₀ -P ₄₇ , P ₅₀ -P ₅₇ , P ₁₁₀ -P ₁₁₄ , P ₁₂₀ -P ₁₂₇ , P ₁₃₀ -P ₁₃₇ ⁽¹⁾		-0.3 to V _{CC2} +0.3	
P _D	Power Dissipation		T _{OPR} =25°C	500	mW
T _{OPR}	Operating Ambient Temperature	during CPU operation	T version	-40 to 85	°C
		during flash memory program and erase operation		0 to 60	
T _{STG}	Storage Temperature			-65 to 150	°C

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

Table 5.43 Recommended Operating Conditions

($V_{CC1}=V_{CC2}=4.2$ to 5.5 V, $V_{SS}=0$ V at $T_{OPR} = -40$ to 85° C (T version) unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
V_{CC1}, V_{CC2}	Supply Voltage ($V_{CC1}=V_{CC2}$)	4.2	5.0	5.5	V
AV_{CC}	Analog Supply Voltage		V_{CC1}		V
V_{SS}	Supply Voltage		0		V
AV_{SS}	Analog Supply Voltage		0		V

Table 5.43 Recommended Operating Conditions (Continued)

($V_{CC1}=V_{CC2}=4.2$ to $5.5V$, $V_{SS}=0V$ at $T_{OPR} = -40$ to $85^{\circ}C$ (T version) unless otherwise specified)

Symbol	Parameter	Accommodating Pins	Standard			Unit
			Min.	Typ.	Max.	
V_{IH}	Input High ("H") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽⁴⁾	0.8 V_{CC2}		V_{CC2}	V
		P60-P67, P72-P77, P80-P87 ⁽³⁾ , P90-P97, P100-P107, P140- P146, P150-P157 ⁽⁴⁾ , XIN, \overline{RESET} , CNV _{SS} , BYTE	0.8 V_{CC1}		V_{CC1}	
		P70, P71	0.8 V_{CC1}		6.0	
		P00-P07, P10-P17	0.8 V_{CC2}		V_{CC2}	
V_{IL}	Input Low ("L") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 ⁽⁴⁾	0		0.2 V_{CC2}	V
		P60-P67, P72-P77, P80-P87 ⁽³⁾ , P90-P97, P100-P107, P140- P146, P150-P157 ⁽⁴⁾ , XIN, \overline{RESET} , CNV _{SS} , BYTE			0.2 V_{CC1}	
		P00-P07, P10-P17	0		0.2 V_{CC2}	
$I_{OH(peak)}$	Peak Output High ("H") Current ⁽²⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60- P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110- P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾			-10.0	mA
$I_{OH(avg)}$	Average Output High ("H") Current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60- P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110- P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾			-5.0	mA
$I_{OL(peak)}$	Peak Output Low ("L") Current ⁽²⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60- P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110- P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾			10.0	mA
$I_{OL(avg)}$	Average Output Low ("L") Current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60- P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110- P114, P120-P127, P130-P137, P140-P146, P150-P157 ⁽⁴⁾			5.0	mA

NOTES:

1. Typical values when average output current is 100ms.
2. Total $I_{OL(peak)}$ for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.
Total $I_{OL(peak)}$ for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.
Total $I_{OH(peak)}$ for P0, P1, P2, and P11 must be -40mA or less.
Total $I_{OH(peak)}$ for P86, P87, P9, P10, P14 and P15 must be -40mA or less.
Total $I_{OH(peak)}$ for P3, P4, P5, P12 and P13 must be -40mA or less.
Total $I_{OH(peak)}$ for P6, P7, and P80 to P84 must be -40mA or less.
3. V_{IH} and V_{IL} reference for P87 applies when P87 is used as a programmable input port.
It does not apply when P87 is used as XAN.
4. P11 to P15 are provided in the 144-pin package only.

Table 5.43 Recommended Operating Conditions (Continued)

($V_{CC1}=V_{CC2}=4.2$ to $5.5V$, $V_{SS}=0V$ at $T_{OPR} = -40$ to $85^{\circ}C$ (T version) unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
$f(X_{IN})$	Main Clock Input Frequency	$V_{CC1}=4.2$ to $5.5V$	0		32 MHz
$f(X_{CIN})$	Sub Clock Frequency			32.768	kHz
$f(Ring)$	On-chip Oscillator Frequency			1	MHz
$f(PLL)$	PLL Clock Frequency	$V_{CC1}=4.2$ to $5.5V$	10		32 MHz
$t_{SU(PLL)}$	PLL Lock Time	$V_{CC1}=5.0V$			5 ms

V_{CC1}=V_{CC2}=5V

Table 5.44 Electrical Characteristics

(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at Topr = -40 to 85°C (T version),
f(X_{IN})=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit		
			Min.	Typ.	Max.			
V _{OH}	Output High ("H") Voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇	I _{OH} =-5mA	3.0		V _{CC2}		
		P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OH} =-5mA	3.0		V _{CC1}		
		P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇	I _{OH} =-200μA	4.7		V _{CC2}		
		P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OH} =-200μA	4.7		V _{CC1}		
		X _{OUT}	I _{OH} =-1mA	3.0		V		
		X _{COUT}	High Power	No load applied	2.5	V		
			Low Power	No load applied	1.6			
V _{OL}	Output Low ("L") Voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =5mA		2.0	V		
		P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =200μA		0.45	V		
		X _{OUT}	I _{OL} =1mA		2.0	V		
		X _{COUT}	High Power	No load applied	0	V		
			Low Power	No load applied	0			
V _{T+} -V _{T-}	Hysteresis	HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, ADTRG, CTS0-CTS4, CLK0-CLK4, TA0OUT-TA4OUT, NMI, K10-K13, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		V		
		RESET		0.2		1.8		
I _{IH}	Input High ("H") Current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNVss, BYTE	V _i =5V		5.0	μA		
I _{IL}	Input Low ("L") Current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNVss, BYTE	V _i =0V		-5.0	μA		
R _{PULLUP}	Pull-up Resistance	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	V _i =0V	Flash Memory	30	50	167	kΩ
				Masked ROM	20	40	167	kΩ
R _{fXIN}	Feedback Resistance	X _{IN}			1.5		MΩ	
R _{fXCIN}	Feedback Resistance	X _{CIN}			10		MΩ	
V _{RAM}	RAM Standby Voltage	in stop mode			2.0		V	
I _{CC}	Power Supply Current	Measurement conditions: In single-chip mode, output pins are left open and other pins are connected to V _{SS} .	f(X _{IN})=32 MHz, square wave, no division		28	50	mA	
			f(X _{CIN})=32 kHz, in wait mode, Topr=25°C		10		μA	
			Topr=25°C (while clock is stopped)		0.8	5	μA	
			Topr=85°C (while clock is stopped)			50	μA	

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

V_{CC1}=V_{CC2}=5V

Table 5.45 A/D Conversion Characteristics (V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at Topr= -40 to 85°C (T version), f(XIN)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V _{REF} =V _{CC1}			10	Bits
INL	Integral Nonlinearity Error	V _{REF} =V _{CC1} =V _{CC2} =5V	AN ₀ to AN ₇ , AN ₀ to AN ₇ , AN ₂ to AN ₂₇ , AN ₁₅ to AN ₁₅ , AN _{Ex0} , AN _{Ex1}			±3
			External op-amp connection mode			±7
DNL	Differential Nonlinearity Error				±1	LSB
-	Offset Error				±3	LSB
-	Gain Error				±3	LSB
R _{LADDER}	Resistor Ladder	V _{REF} =V _{CC1}		8.00	40	kΩ
t _{CONV}	10-bit Conversion Time ^(1, 2)			2.06		μs
t _{CONV}	8-bit Conversion Time ^(1, 2)			1.75		μs
t _{SAMP}	Sampling Time ⁽¹⁾			0.188		μs
V _{REF}	Reference Voltage			2.00		V _{CC1} V
V _{IA}	Analog Input Voltage			0.00		V _{REF} V

NOTES:

1. Divide f(XIN), if exceeding 16 MHz, to keep φAD frequency at 16 MHz or less.
2. Sample and Hold function is available.

Table 5.46 D/A Conversion Characteristics (V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at Topr= -40 to 85°C (T version), f(XIN)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t _{SU}	Setup Time				3	μs
R _O	Output Resistance			4	10	20
I _{VREF}	Reference Power Supply Input Current	(Note 1)			1.5	mA

NOTES:

1. Measurement when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "00₁₆". The resistor ladder in the A/D converter is excluded.
- I_{VREF} flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V_{REF} connection).

V_{CC1}=V_{CC2}=5V

Table 5.47 Flash Memory Version Electrical Characteristics⁽¹⁾

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
-	Program and Erase Endurance ⁽³⁾	100			cycles
-	Word Program Time (V _{CC1} =5.0V, Topr=25° C)		25	200	μs
-	Lock Bit Program Time		25	200	μs
-	Block Erase Time (V _{CC1} =5.0V, Topr=25° C)	4-Kbyte Block	0.3	4	s
		8-Kbyte Block	0.3	4	s
		32-Kbyte Block	0.5	4	s
		64-Kbyte Block	0.8	4	s
-	All-Unlocked-Block Erase Time ⁽²⁾			4 x n	s
t _{PS}	Flash Memory Circuit Stabilization Wait Time			15	μs
-	Data Hold Time ⁽⁴⁾	10			years

NOTES:

1. Referenced to V_{CC1}=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 ° C unless otherwise specified.
2. n denotes the number of block to be erased.
3. Number of program-erase cycles per block.
If Program and Erase Endurance is n/cycle (n≈100), each block can be erased and programmed n/cycles.
For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (Rewrite prohibited).
4. Topr = -40 to 85 ° C

VCC1=VCC2=5V

Table 5.48 Power Supply Timing

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Wait Time for Stable Internal Supply Voltage when Power-on	VCC1=3.0 to 5.5V			2	ms




Figure 5.11 Power Supply Timing Diagram

V_{CC1}=V_{CC2}=5V

Timing Requirements

(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version) unless otherwise specified)

Table 5.49 External Clock Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C	External Clock Input Cycle Time	31.25		ns
t _{W(H)}	External Clock Input High ("H") Width	13.75		ns
t _{W(L)}	External Clock Input Low ("L") Width	13.75		ns
t _R	External Clock Rise Time		5	ns
t _F	External Clock Fall Time		5	ns

V_{CC1}=V_{CC2}=5V

Timing Requirements

(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version) unless otherwise specified)

Table 5.50 Timer A Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	100		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	40		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	40		ns

Table 5.51 Timer A Input (Gate Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	400		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	200		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	200		ns

Table 5.52 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	200		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	100		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	100		ns

Table 5.53 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	100		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	100		ns

Table 5.54 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(UP)}	TA _{iOUT} Input Cycle Time	2000		ns
t _{W(UPH)}	TA _{iOUT} Input High ("H") Width	1000		ns
t _{W(UPL)}	TA _{iOUT} Input Low ("L") Width	1000		ns
t _{SU(UP-TIN)}	TA _{iOUT} Input Setup Time	400		ns
t _{H(TIN-UP)}	TA _{iOUT} Input Hold Time	400		ns

V_{CC1}=V_{CC2}=5V

Timing Requirements

(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version) unless otherwise specified)

Table 5.55 Timer B Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time (counted on one edge)	100		ns
t _{W(TBH)}	TBiN Input High ("H") Width (counted on one edge)	40		ns
t _{W(TBL)}	TBiN Input Low ("L") Width (counted on one edge)	40		ns
t _{C(TB)}	TBiN Input Cycle Time (counted on both edges)	200		ns
t _{W(TBH)}	TBiN Input High ("H") Width (counted on both edges)	80		ns
t _{W(TBL)}	TBiN Input Low ("L") Width (counted on both edges)	80		ns

Table 5.56 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time	400		ns
t _{W(TBH)}	TBiN Input High ("H") Width	200		ns
t _{W(TBL)}	TBiN Input Low ("L") Width	200		ns

Table 5.57 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time	400		ns
t _{W(TBH)}	TBiN Input High ("H") Width	200		ns
t _{W(TBL)}	TBiN Input Low ("L") Width	200		ns

Table 5.58 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(AD)}	AD _{TRG} Input Cycle Time (required for re-trigger)	1000		ns
t _{W(ADL)}	AD _{TRG} Input Low ("L") Pulse Width	125		ns


Table 5.59 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(CLK)}	CLKi Input Cycle Time	200		ns
t _{W(CLKH)}	CLKi Input High ("H") Width	100		ns
t _{W(CLKL)}	CLKi Input Low ("L") Width	100		ns
t _{D(C-Q)}	TxDi Output Delay Time		80	ns
t _{H(C-Q)}	TxDi Hold Time	0		ns
t _{SU(D-C)}	RxDi Input Setup Time	30		ns
t _{H(C-Q)}	RxDi Input Hold Time	90		ns

Table 5.60 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{W(INTH)}	INTi Input High ("H") Width	250		ns
t _{W(INL)}	INTi Input Low ("L") Width	250		ns

VCC1=VCC2=5V



NOTES:

1. P11 to P15 are provided in the 144-pin package only.

Figure 5.12 P0 to P15 Measurement Circuit





Figure 5.13 $V_{CC1}=V_{CC2}=5V$ Timing Diagram


Package Dimensions

144P6Q-A Recommended

EIAJ Package Code LQFP144-P-2020-0.50	JEDEC Code -	Weight(g) 1.23	Lead Material Cu Alloy
--	-----------------	-------------------	---------------------------




Plastic 144pin 20X20mm body LQFP




Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A ₁	0.05	0.125	0.2
A ₂	—	1.4	—
b	0.17	0.22	0.27
c	0.105	0.125	0.175
D	19.9	20.0	20.1
E	19.9	20.0	20.1
[e]	—	0.5	—
HD	21.8	22.0	22.2
HE	21.8	22.0	22.2
L	0.35	0.5	0.65
L ₁	—	1.0	—
L _p	0.45	0.6	0.75
[A ₃]	—	0.25	—
x	—	—	0.08
y	—	—	0.1
θ	0°	—	8°
b ₂	—	0.225	—
l ₂	0.95	—	—
MD	—	20.4	—
ME	—	20.4	—

100P6S-A Recommended

EIAJ Package Code QFP100-P-1420-0.65	JEDEC Code -	Weight(g) 1.58	Lead Material Alloy 42
---	-----------------	-------------------	---------------------------





Plastic 100pin 14X20mm body QFP



Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	3.05
A ₁	0	0.1	0.2
A ₂	—	2.8	—
b	0.25	0.3	0.4
c	0.13	0.15	0.2
D	13.8	14.0	14.2
E	19.8	20.0	20.2
[e]	—	0.65	—
HD	16.5	16.8	17.1
HE	22.5	22.8	23.1
L	0.4	0.6	0.8
L ₁	—	1.4	—
x	—	—	0.13
y	—	—	0.1
θ	0°	—	10°
b ₂	—	0.35	—
l ₂	1.3	—	—
MD	—	14.6	—
ME	—	20.6	—


100P6Q-A Recommended

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP100-P-1414-0.50	-	0.63	Cu Alloy

**Plastic 100pin 14x14mm body LQFP**

Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
e	-	0.5	-
HD	15.8	16.0	16.2
HE	15.8	16.0	16.2
L	0.3	0.5	0.7
L1	-	1.0	-
Lp	0.45	0.6	0.75
[A3]	-	0.25	-
x	-	-	0.08
y	-	-	0.1
θ	0°	-	10°
b2	-	0.225	-
l2	0.9	-	-
MD	-	14.4	-
ME	-	14.4	-



REVISION HISTORY

M32C/84 Group (M32C/84, M32C/84T) Data Sheet

Rev.	Date	Description	
		Page	Summary
0.40	Sep. 30, 2003	–	New Document
0.50	Feb. 05, 2004	2, 3 5 6 23	<p>Overview</p> <ul style="list-style-type: none"> • Table 1.1 and Table 1.2 M32C/84 Group Performance Values for Shortest Instruction Execution Time and Power Consumption” modified • Figure 1.2 ROM/RAM Capacity Products added • Table 1.3 M32C/84 Group Products added • Figure 1.3 Product Numbering System 128-Kbytes added to ROM capacity Memory • Figure 3.1 Memory Map Diagram modified; products added <p>SFR</p> <ul style="list-style-type: none"> • “Values after RESET” for the PM1, PM2, D4INT, G0IRF, G1IRF, IDB0 to IDB1, TA0MR to TA4MR, TCSPR, DM0SL to DM3SL registers revised • The IPSA register added to address 017916 • NOTES added to the PM0 and TCSPR register <p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Newly added
0.51	Feb. 09, 2004	50 57 68 68 69	<p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Table 5.6 Flash Memory Version Electrical Characteristics Note 4 revised • Figure 5.2 Vcc1=Vcc2=5V Timing Diagram (1) Notes 1 and 2 revised • Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (2) Notes 1, 2, and 3 revised • Figure 5.6 Vcc1=Vcc2=3.3V Timing Diagram (1) Notes 1, 2, and 3 revised • Figure 5.7 Vcc1=Vcc2=3.3V Timing Diagram (2) Notes 1 and 2 revised
0.52	Mar. 12, 2004	2, 3 48 50 61	<p>Overview</p> <ul style="list-style-type: none"> • Table 1.1 and 1.2 M32C/84 Group Performance Values for Power Consumption modified <p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Table 5.3 Electrical Characteristics Maximum values for Power Supply Current modified • Table 5.6 Flash Memory Version Electrical Characteristics Note 1. 100-cycle Products (D3, D5, U3, U5) deleted; Note 4 modified • Table 5.7 Flash Memory Version Program and Erase Voltage and Read Operation Voltage Characteristics (at Topr=0 to 60°C) deleted • Table 5.22 Electrical Characteristics Maximum values for Power Supply Consumption modified and standard values when “Topr=85°C while clock is stopped” deleted

REVISION HISTORY

M32C/84 Group (M32C/84, M32C/84T) Data Sheet

Rev.	Date	Description	
		Page	Summary
1.00	Jun.01, 2004	-	M32C/84T (High-reliability version) added
		All Pages	Words standardized: On-chip oscillator, A/D converter and D/A converter
		1	Overview
		2, 3	<ul style="list-style-type: none"> • 1.1 Applications Automobiles added • Table 1.1 and Table 1.2 M32C/84 Group (M32C/84, M32C/84T) Performance M32C/84T added; note 3 added
		4	<ul style="list-style-type: none"> • Figure 1.1 M32C/84 Group (M32C/84, M32C/84T) Block Diagram Note 3 added
		5	<ul style="list-style-type: none"> • 1.4 Product Information Description modified • Figure 1.2 ROM/RAM Capacity figure modified
		6	<ul style="list-style-type: none"> • Table 1.3 M32C/84 Group M32C/84T added
		6	<ul style="list-style-type: none"> • Figure 1.3 Product Numbering System M32C/84T added
		7	<ul style="list-style-type: none"> • Figure 1.4 Pin Assignment for 144-Pin Package Note 3 added
		12	<ul style="list-style-type: none"> • Figure 1.6 Pin Assignment for 100-Pin Pacakage Note 5 added
		8 to 10	<ul style="list-style-type: none"> • Table 1.5 Pin Characteristics for 144-Pin Package Note 1 added
		13, 14	<ul style="list-style-type: none"> • Table 1.6 Pin Characteristics for 100-Pin Package Note 1 added
		15 to 18	<ul style="list-style-type: none"> • Table 1.7 Pin Description Notes added
		22	Memory
		22	<ul style="list-style-type: none"> • Figure 3.1 Memory Map Tables of internal ROM/internal RAM modified; note 2 modified; notes 4 and 5 added
		23	SFR
		23	<ul style="list-style-type: none"> • Note 2 added
		24	<ul style="list-style-type: none"> • PWCR0 and PWCR1 registers deleted • “Values after RESET” of the masked ROM version added to the FMR0 register • Note 1 added
		44	Electrical Characteristics
		44	<ul style="list-style-type: none"> • Table 5.2 Recommended Operating Conditions f(ripple), V_{p-p(ripple)}, V_{CC}, SV_{CC} and note 1 deleted
		47	<ul style="list-style-type: none"> • Table 5.3 Electrical Characteristics RPULLUP value for the masked ROM version added
		48	<ul style="list-style-type: none"> • Table 5.4 A/D Conversion Characteristics t_{SMP} value modified; note 1 added
		50	<ul style="list-style-type: none"> • Table 5.7 Low Voltage Detect Circuit Electrical Characteristics added • Table 5.8 Power Supply Timing added • Figure 5.1 Power Supply Timing Diagram added
		55	<ul style="list-style-type: none"> • Table 5.23 Memory Expansion Mode and Microprocessor Mode t_{h(BCLK-ALE)} value modified
		61	<ul style="list-style-type: none"> • Table 5.24 Electrical Characteristics RPULLUP value for the masked ROM version added
		62	<ul style="list-style-type: none"> • Table 5.25 A/D Conversion Characteristics t_{CONV} value modified

REVISION HISTORY

M32C/84 Group (M32C/84, M32C/84T) Data Sheet

Rev.	Date	Description	
		Page	Summary
		63 66 67 72	<ul style="list-style-type: none">• Table 5.28 Memory Expansion Mode and Microprocessor Mode tsu(DB-BCLK), tsu(RDY-BCLK) and tsu(HOLD-BCLK) value modified• Table 5.40 Memory Expansion Mode and Microprocessor Mode equation of th(WR-DB) modified• Table 5.41 Memory Expansion Mode and Microprocessor Mode th(BCLK-ALE) value modified; equation of th(WR-DB) modified• 5.2 Electrical Characteristics (M32C/84T) added
1.10	Jun.28, 2004	- 5 6	<p>High-reliability version (U version) deleted</p> <p>Overview</p> <ul style="list-style-type: none">• Table 1.3 M32C/84 Group (1) (2) development status modified• Figure 1.2 Product Numbering System figure modified

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001