

## DESCRIPTION

The 3803/3804 group is the 8-bit microcomputer based on the 740 family core technology.

The 3803/3804 group is designed for household products, office automation equipment, and controlling systems that require analog signal processing, including the A-D converter and D-A converters.

The 3804 group is the version of the 3803 group to which an I<sup>2</sup>C-BUS control function has been added.

## FEATURES

- Basic machine-language instructions ..... 71
- Minimum instruction execution time ..... 0.24  $\mu$ s  
(at 16.8 MHz oscillation frequency)
- Memory size
  - ROM ..... 16 K to 60 K bytes
  - RAM ..... 640 to 2048 bytes
- Programmable input/output ports ..... 56
- Software pull-up resistors ..... Built-in
- Interrupts
  - 21 sources, 16 vectors ..... 3803 group  
(external 8, internal 12, software 1)
  - 23 sources, 16 vectors ..... 3804 group  
(external 9, internal 13, software 1)
- Timers ..... 16-bit X 1  
8-bit X 4  
(with 8-bit prescaler)
- Watchdog timer ..... 16-bit X 1
- Serial I/O ..... 8-bit X 2 (UART or Clock-synchronized)  
8-bit X 1 (Clock-synchronized)
- PWM ..... 8-bit X 1 (with 8-bit prescaler)
- I<sup>2</sup>C-BUS interface (3804 group only) ..... 1 channel
- A-D converter ..... 10-bit X 16 channels  
(8-bit reading enabled)
- D-A converter ..... 8-bit X 2 channels
- LED direct drive port ..... 8
- Clock generating circuit ..... Built-in 2 circuits  
(connect to external ceramic resonator or quartz-crystal oscillator)
- Power source voltage
  - In high-, middle-speed mode
    - At 16.8 MHz oscillation frequency ..... 4.5 to 5.5 V
    - At 12.5 MHz oscillation frequency ..... 4.0 to 5.5 V
    - At 8.38 MHz oscillation frequency) ..... 2.7 to 5.5 V \*
  - In low-speed mode
    - At 32 kHz oscillation frequency ..... 2.7 to 5.5 V \*
- (\* This value of flash memory version is 4.0 to 5.5 V.)
- Power dissipation
  - In high-speed mode ..... 60 mW (typ.)  
(at 16.8 MHz oscillation frequency, at 5 V power source voltage)
  - In low-speed mode ..... 60  $\mu$ W (typ.)  
(at 32 kHz oscillation frequency, at 3 V power source voltage)
- Operating temperature range ..... -20 to 85°C
- Packages
  - SP ..... 64P4B (64-pin 750 mil SDIP)
  - FP ..... 64P6N-A (64-pin 14 X 14 mm QFP)
  - HP ..... 64P6Q-A (64-pin 10 X 10 mm LQFP)

<Flash memory mode>

- Supply voltage ..... VCC = 5 V  $\pm$  10 %
- Program/Erase voltage ..... VPP = 11.7 V to 12.6 V
- Programming method ..... Programming in unit of byte
- Erasing method
  - Batch erasing ..... Parallel/Serial I/O mode
  - Block erasing ..... CPU reprogramming mode
- Program/Erase control by software command
- Number of times for programming/erasing ..... 100
- Operating temperature range (at programming/erasing) .....  
..... Room temperature

## Notes

1. The flash memory version cannot be used for application embedded in the MCU card.
2. Supply voltage Vcc of the flash memory version is 4.0 to 5.5 V.

**PIN CONFIGURATION (TOP VIEW)**




Fig. 1 3803 group pin configuration

**PIN CONFIGURATION (TOP VIEW)**




Fig. 2 3803 group pin configuration




Fig. 3 3804 group pin configuration




Fig. 4 3804 group pin configuration

FUNCTIONAL BLOCK




Fig. 5 3803 group functional block diagram

**FUNCTIONAL BLOCK DIAGRAM (Package: 64P4B)**




Fig. 6 3804 group functional block diagram

## PIN DESCRIPTION

Table 1 Pin description (3803 group)

Pin	Name	Functions	
			Function except a port function
Vcc, Vss	Power source	<ul style="list-style-type: none"> <li>•Apply voltage of 2.7 V – 5.5 V to Vcc, and 0 V to Vss.</li> <li>•In the flash memory version, apply voltage of 4.0 V – 5.5 V to Vcc, and 0 V to Vss</li> </ul>	
CNVss	CNVss input	<ul style="list-style-type: none"> <li>•This pin controls the operation mode of the chip.</li> <li>•Normally connected to Vss.</li> <li>•In the flash memory version, this becomes VPP power source input pin.</li> </ul>	
VREF	Reference voltage	<ul style="list-style-type: none"> <li>•Reference voltage input pin for A-D and D-A converters.</li> </ul>	
AVSS	Analog power source	<ul style="list-style-type: none"> <li>•Analog power source input pin for A-D and D-A converters.</li> <li>•Connect to Vss.</li> </ul>	
RESET	Reset input	<ul style="list-style-type: none"> <li>•Reset input pin for active "L".</li> </ul>	
XIN	Clock input	<ul style="list-style-type: none"> <li>•Input and output pins for the clock generating circuit.</li> <li>•Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency.</li> </ul>	
XOUT	Clock output	<ul style="list-style-type: none"> <li>•When an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.</li> </ul>	
P00/AN8– P07/AN15	I/O port P0	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port.</li> <li>•I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>•CMOS compatible input level.</li> <li>•CMOS 3-state output structure.</li> <li>•Pull-up control is enabled in a bit unit.</li> <li>•P20–P27 are enabled to output large current for LED drive.</li> </ul>	<ul style="list-style-type: none"> <li>•A-D converter input pin</li> </ul>
P10/INT41 P11/INT01	I/O port P1		<ul style="list-style-type: none"> <li>•Interrupt input pin</li> </ul>
P12–P17			
P20–P27	I/O port P2		
P30/DA1 P31/DA2	I/O port P3	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port.</li> <li>•I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>•P30, P31, P34–P37 are CMOS 3-state output structure.</li> <li>•P32, P33 are N-channel open-drain output structure.</li> <li>•Pull-up control of P30, P31, P34–P37 is enabled in a bit unit.</li> </ul>	<ul style="list-style-type: none"> <li>•D-A converter input pin</li> </ul>
P32, P33			
P34/RxD3 P35/TxD3 P36/SCLK3 P37/SRDY3			<ul style="list-style-type: none"> <li>•Serial I/O3 function pin</li> </ul>
P40/INT40/ XCOUT P41/INT00/ XCIN	I/O port P4	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port.</li> <li>•I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>•CMOS compatible input level.</li> <li>•CMOS 3-state output structure.</li> <li>•Pull-up control is enabled in a bit unit.</li> </ul>	<ul style="list-style-type: none"> <li>•Interrupt input pin</li> <li>•Sub-clock generating I/O pin (resonator connected)</li> </ul>
P42/INT1 P43/INT2			<ul style="list-style-type: none"> <li>•Interrupt input pin</li> </ul>
P44/RxD1 P45/TxD1 P46/SCLK1			<ul style="list-style-type: none"> <li>•Serial I/O1 function pin</li> </ul>
P47/SRDY1 /CNTR2			<ul style="list-style-type: none"> <li>•Serial I/O1, timer Z function pin</li> </ul>
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2	I/O port P5	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port.</li> <li>•I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>•CMOS compatible input level.</li> <li>•CMOS 3-state output structure.</li> <li>•Pull-up control is enabled in a bit unit.</li> </ul>	<ul style="list-style-type: none"> <li>•Serial I/O2 function pin</li> </ul>
P54/CNTR0			<ul style="list-style-type: none"> <li>•Timer X function pin</li> </ul>
P55/CNTR1			<ul style="list-style-type: none"> <li>•Timer Y function pin</li> </ul>
P56/PWM			<ul style="list-style-type: none"> <li>•PWM output pin</li> </ul>
P57/INT3			<ul style="list-style-type: none"> <li>•Interrupt input pin</li> </ul>
P60/AN0– P67/AN7	I/O port P6		<ul style="list-style-type: none"> <li>•A-D converter input pin</li> </ul>

Table 2 Pin description (3804 group)

Pin	Name	Functions	
			Function except a port function
Vcc, Vss	Power source	<ul style="list-style-type: none"> <li>•Apply voltage of 2.7 V – 5.5 V to Vcc, and 0 V to Vss.</li> <li>•In the flash memory version, apply voltage of 4.0 V – 5.5 V to Vcc, and 0 V to Vss</li> </ul>	
CNVss	CNVss input	<ul style="list-style-type: none"> <li>•This pin controls the operation mode of the chip.</li> <li>•Normally connected to Vss.</li> <li>•In the flash memory version, this becomes VPP power source input pin.</li> </ul>	
VREF	Reference voltage	<ul style="list-style-type: none"> <li>•Reference voltage input pin for A-D and D-A converters.</li> </ul>	
AVSS	Analog power source	<ul style="list-style-type: none"> <li>•Analog power source input pin for A-D and D-A converters.</li> <li>•Connect to Vss.</li> </ul>	
RESET	Reset input	<ul style="list-style-type: none"> <li>•Reset input pin for active “L”.</li> </ul>	
XIN	Clock input	<ul style="list-style-type: none"> <li>•Input and output pins for the clock generating circuit.</li> <li>•Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency.</li> </ul>	
XOUT	Clock output	<ul style="list-style-type: none"> <li>•When an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.</li> </ul>	
P00/AN8–P07/AN15	I/O port P0	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port.</li> <li>•I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>•CMOS compatible input level.</li> <li>•CMOS 3-state output structure.</li> <li>•Pull-up control is enabled in a bit unit.</li> <li>•P20–P27 are enabled to output large current for LED drive.</li> </ul>	•A-D converter input pin
P10/INT41 P11/INT01	I/O port P1		•Interrupt input pin
P12–P17			
P20–P27	I/O port P2		
P30/DA1 P31/DA2	I/O port P3	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port.</li> <li>•I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>•P32 to P33 can be switched between CMOS compatible input level or SMBUS input level in the I<sup>2</sup>C-BUS interface function.</li> <li>•P30, P31, P34–P37 are CMOS 3-state output structure.</li> <li>•P32, P33 are N-channel open-drain output structure.</li> <li>•Pull-up control of P30, P31, P34–P37 is enabled in a bit unit.</li> </ul>	•D-A converter input pin
P32/SDA P33/SCL			•I <sup>2</sup> C-BUS interface function pins
P34/RxD3 P35/TxD3 P36/SCLK3 P37/SRDY3			•Serial I/O3 function pin
P40/INT40/ XCOUT P41/INT00/ XCIN	I/O port P4	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port.</li> <li>•I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>•CMOS compatible input level.</li> <li>•CMOS 3-state output structure.</li> <li>•Pull-up control is enabled in a bit unit.</li> </ul>	•Interrupt input pin •Sub-clock generating I/O pin (resonator connected)
P42/INT1 P43/INT2			•Interrupt input pin
P44/RxD1 P45/TxD1 P46/SCLK1			•Serial I/O1 function pin
P47/SRDY1 /CNTR2			•Serial I/O1, timer Z function pin
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2	I/O port P5	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port.</li> <li>•I/O direction register allows each pin to be individually programmed as either input or output.</li> <li>•CMOS compatible input level.</li> <li>•CMOS 3-state output structure.</li> <li>•Pull-up control is enabled in a bit unit.</li> </ul>	•Serial I/O2 function pin
P54/CNTR0			•Timer X function pin
P55/CNTR1			•Timer Y function pin
P56/PWM			•PWM output pin
P57/INT3			•Interrupt input pin
P60/AN0–P67/AN7			•A-D converter input pin

## PART NUMBERING




Fig. 7 Part numbering



## GROUP EXPANSION

### GROUP EXPANSION

Renesas plans to expand the 3803/3804 group as follows.

### Memory Type

Support for mask ROM and flash memory versions.

### Memory Size

Flash memory size ..... 60 K bytes  
 Mask ROM size ..... 16 K to 60 K bytes  
 RAM size ..... 640 to 2048 bytes

### Packages

64P4B ..... 64-pin shrink plastic-molded DIP  
 64P6N-A ..... 0.8 mm-pitch plastic molded QFP  
 64P6Q-A ..... 0.5 mm-pitch plastic molded LQFP




Fig. 8 Memory expansion plan

Currently planning products are listed below.

**Table 3 Support products**

**As of Nov. 2003**

Product name	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38034M4-XXXSP	16384 (16254)	640	64P4B	Mask ROM version
M38034M4-XXXFP			64P6N-A	
M38034M4-XXXHP			64P6Q-A	
M38044M4-XXXSP			64P4B	
M38044M4-XXXFP			64P6N-A	
M38044M4-XXXHP			64P6Q-A	
M38037M6-XXXSP	24576 (24446)	1024	64P4B	Mask ROM version
M38037M6-XXXFP			64P6N-A	
M38037M6-XXXHP			64P6Q-A	
M38047M6-XXXSP			64P4B	
M38047M6-XXXFP			64P6N-A	
M38047M6-XXXHP			64P6Q-A	
M38037M8-XXXSP	32768 (32638)	1024	64P4B	Mask ROM version
M38037M8-XXXFP			64P6N-A	
M38037M8-XXXHP			64P6Q-A	
M38047M8-XXXSP			64P4B	
M38047M8-XXXFP			64P6N-A	
M38047M8-XXXHP			64P6Q-A	
M38039MC-XXXSP	49152 (49022)	2048	64P4B	Mask ROM version
M38039MC-XXXFP			64P6N-A	
M38039MC-XXXHP			64P6Q-A	
M38049MC-XXXSP			64P4B	
M38049MC-XXXFP			64P6N-A	
M38049MC-XXXHP			64P6Q-A	
M38039MF-XXXSP	61440 (61310)	2048	64P4B	Mask ROM version
M38039MF-XXXFP			64P6N-A	
M38039MF-XXXHP			64P6Q-A	
M38049MF-XXXSP			64P4B	
M38049MF-XXXFP			64P6N-A	
M38049MF-XXXHP			64P6Q-A	
M38039FFSP	61440	2048	64P4B	Flash memory version
M38039FFFP			64P6N-A	
M38039FFHP			64P6Q-A	
M38049FFSP			64P4B	
M38049FFFP			64P6N-A	
M38049FFHP			64P6Q-A	

**FUNCTIONAL DESCRIPTION  
CENTRAL PROCESSING UNIT (CPU)**

The 3803/3804 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

- The FST and SLW instructions cannot be used.
- The STP, WIT, MUL, and DIV instructions can be used.

**[Accumulator (A)]**

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

**[Index Register X (X)]**

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

**[Index Register Y (Y)]**

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

**[Stack Pointer (S)]**

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 10.

Store registers other than those described in Figure 10 with program when the user needs them during interrupts or subroutine calls.

**[Program Counter (PC)]**

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig.9 740 Family CPU register structure




Fig. 10 Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

**[Processor status register (PS)]**

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

•Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

•Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

•Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

•Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

•Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

•Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

•Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

•Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

**Table 5 Set and clear instructions of each bit of processor status register**

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	–	SEI	SED	–	SET	–	–
Clear instruction	CLC	–	CLI	CLD	–	CLT	CLV	–

**[CPU Mode Register (CPUM)] 003B16**

The CPU mode register contains the stack page selection bit, etc.

The CPU mode register is allocated at address 003B16.




Fig.11 Structure of CPU mode register

**MISRG**

**(1) Bit 0 of address 0010<sub>16</sub>: Oscillation stabilizing time set after STP instruction released bit**

When the MCU stops the clock oscillation by the STP instruction and the STP instruction has been released by an external interrupt source, usually, the fixed values of Timer 1 and Prescaler 12 (Timer 1 = 01<sub>16</sub>, Prescaler 12 = FF<sub>16</sub>) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by setting "1" to bit 0 of MISRG (address 0010<sub>16</sub>). However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.

Figure 12 shows the structure of MISRG.

**(2) Bits 1, 2, 3 of address 0010<sub>16</sub>: Middle-speed Mode Automatic Switch Function**

In order to switch the clock mode of an MCU which has a sub-clock, the following procedure is necessary:

set CPU mode register (003B<sub>16</sub>) --> start main clock oscillation --> wait for oscillation stabilization --> switch to middle-speed mode (or high-speed mode).

However, the 3803/3804 group has the built-in function which automatically switches from low to middle-speed mode either by the SCL/SDA interrupt (only for the 3804 group) or by program.

**●Middle-speed mode automatic switch by SCL/SDA Interrupt (only for 3804 group)**

The SCL/SDA interrupt source enables an automatic switch when the middle-speed mode automatic switch set bit (bit 1) of MISRG (address 0010<sub>16</sub>) is set to "1". The conditions for an automatic switch execution depend on the settings of bits 5 and 6 of the I<sup>2</sup>C start/stop condition control register (address 0016<sub>16</sub>). Bit 5 is the SCL/SDA interrupt pin polarity selection bit and bit 6 is the SCL/SDA interrupt pin selection bit. The main clock oscillation stabilizing time can also be selected by middle-speed mode automatic switch wait time set bit (bit 2) of the MISRG.

**●Middle-speed mode automatic switch by program**

The middle-speed mode can also be automatically switched by program while operating in low-speed mode. By setting the middle-speed automatic switch start bit (bit 3) of MISRG (address 0010<sub>16</sub>) to "1" in the condition that the middle-speed mode automatic switch set bit is "1" while operating in low-speed mode, the MCU will automatically switch to middle-speed mode. In this case, the oscillation stabilizing time of the main clock can be selected by the middle-speed automatic switch wait time set bit (bit 2) of MISRG (address 0010<sub>16</sub>).




Fig.12 Structure of MISRG

## MEMORY

### Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

### RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

### ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs.

### Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

### Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

### Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 13 Memory map diagram



0000 <sub>16</sub>	Port P0 (P0)	0020 <sub>16</sub>	Prescaler 12 (PRE12)
0001 <sub>16</sub>	Port P0 direction register (P0D)	0021 <sub>16</sub>	Timer 1 (T1)
0002 <sub>16</sub>	Port P1 (P1)	0022 <sub>16</sub>	Timer 2 (T2)
0003 <sub>16</sub>	Port P1 direction register (P1D)	0023 <sub>16</sub>	Timer XY mode register (TM)
0004 <sub>16</sub>	Port P2 (P2)	0024 <sub>16</sub>	Prescaler X (PREX)
0005 <sub>16</sub>	Port P2 direction register (P2D)	0025 <sub>16</sub>	Timer X (TX)
0006 <sub>16</sub>	Port P3 (P3)	0026 <sub>16</sub>	Prescaler Y (PREY)
0007 <sub>16</sub>	Port P3 direction register (P3D)	0027 <sub>16</sub>	Timer Y (TY)
0008 <sub>16</sub>	Port P4 (P4)	0028 <sub>16</sub>	Timer Z low-order (TZL)
0009 <sub>16</sub>	Port P4 direction register (P4D)	0029 <sub>16</sub>	Timer Z high-order (TZH)
000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>	Timer Z mode register (TZM)
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	PWM control register (PWMCON)
000C <sub>16</sub>	Port P6 (P6)	002C <sub>16</sub>	PWM prescaler (PREPWM)
000D <sub>16</sub>	Port P6 direction register (P6D)	002D <sub>16</sub>	PWM register (PWM)
000E <sub>16</sub>	Timer 12, X count source selection register (T12XCSS)	002E <sub>16</sub>	
000F <sub>16</sub>	Timer Y, Z count source selection register (TYZCSS)	002F <sub>16</sub>	Baud rate generator 3 (BRG3)
0010 <sub>16</sub>	MISRG	0030 <sub>16</sub>	Transmit/Receive buffer register 3 (TB3/RB3)
0011 <sub>16</sub>	Reserved *	0031 <sub>16</sub>	Serial I/O3 status register (SIO3STS)
0012 <sub>16</sub>	Reserved *	0032 <sub>16</sub>	Serial I/O3 control register (SIO3CON)
0013 <sub>16</sub>	Reserved *	0033 <sub>16</sub>	UART3 control register (UART3CON)
0014 <sub>16</sub>	Reserved *	0034 <sub>16</sub>	AD/DA control register (ADCON)
0015 <sub>16</sub>	Reserved *	0035 <sub>16</sub>	A-D conversion register 1 (AD1)
0016 <sub>16</sub>	Reserved *	0036 <sub>16</sub>	D-A1 conversion register (DA1)
0017 <sub>16</sub>	Reserved *	0037 <sub>16</sub>	D-A2 conversion register (DA2)
0018 <sub>16</sub>	Transmit/Receive buffer register 1 (TB1/RB1)	0038 <sub>16</sub>	A-D conversion register 2 (AD2)
0019 <sub>16</sub>	Serial I/O1 status register (SIO1STS)	0039 <sub>16</sub>	Interrupt source selection register (INTSEL)
001A <sub>16</sub>	Serial I/O1 control register (SIO1CON)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001B <sub>16</sub>	UART1 control register (UART1CON)	003B <sub>16</sub>	CPU mode register (CPUM)
001C <sub>16</sub>	Baud rate generator (BRG1)	003C <sub>16</sub>	Interrupt request register 1 (IREQ1)
001D <sub>16</sub>	Serial I/O2 control register (SIO2CON)	003D <sub>16</sub>	Interrupt request register 2 (IREQ2)
001E <sub>16</sub>	Watchdog timer control register (WDTCON)	003E <sub>16</sub>	Interrupt control register 1 (ICON1)
001F <sub>16</sub>	Serial I/O2 register (SIO2)	003F <sub>16</sub>	Interrupt control register 2 (ICON2)
		0FF0 <sub>16</sub>	Port P0 pull-up control register (PULL0)
		0FF1 <sub>16</sub>	Port P1 pull-up control register (PULL1)
		0FF2 <sub>16</sub>	Port P2 pull-up control register (PULL2)
		0FF3 <sub>16</sub>	Port P3 pull-up control register (PULL3)
		0FF4 <sub>16</sub>	Port P4 pull-up control register (PULL4)
		0FF5 <sub>16</sub>	Port P5 pull-up control register (PULL5)
		0FF6 <sub>16</sub>	Port P6 pull-up control register (PULL6)
		0FFE <sub>16</sub>	Flash memory control register (FCON)
		0FFF <sub>16</sub>	Flash command register (FCMD)

\* Reserved area: Do not write any data to this addresses, because these areas are reserved.

Fig. 14 Memory map of 3803 group's special function register (SFR)

0000 <sub>16</sub>	Port P0 (P0)	0020 <sub>16</sub>	Prescaler 12 (PRE12)
0001 <sub>16</sub>	Port P0 direction register (P0D)	0021 <sub>16</sub>	Timer 1 (T1)
0002 <sub>16</sub>	Port P1 (P1)	0022 <sub>16</sub>	Timer 2 (T2)
0003 <sub>16</sub>	Port P1 direction register (P1D)	0023 <sub>16</sub>	Timer XY mode register (TM)
0004 <sub>16</sub>	Port P2 (P2)	0024 <sub>16</sub>	Prescaler X (PREX)
0005 <sub>16</sub>	Port P2 direction register (P2D)	0025 <sub>16</sub>	Timer X (TX)
0006 <sub>16</sub>	Port P3 (P3)	0026 <sub>16</sub>	Prescaler Y (PREY)
0007 <sub>16</sub>	Port P3 direction register (P3D)	0027 <sub>16</sub>	Timer Y (TY)
0008 <sub>16</sub>	Port P4 (P4)	0028 <sub>16</sub>	Timer Z low-order (TZL)
0009 <sub>16</sub>	Port P4 direction register (P4D)	0029 <sub>16</sub>	Timer Z high-order (TZH)
000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>	Timer Z mode register (TZM)
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	PWM control register (PWMCON)
000C <sub>16</sub>	Port P6 (P6)	002C <sub>16</sub>	PWM prescaler (PREPWM)
000D <sub>16</sub>	Port P6 direction register (P6D)	002D <sub>16</sub>	PWM register (PWM)
000E <sub>16</sub>	Timer 12, X count source selection register (T12XCSS)	002E <sub>16</sub>	
000F <sub>16</sub>	Timer Y, Z count source selection register (TYZCSS)	002F <sub>16</sub>	Baud rate generator 3 (BRG3)
0010 <sub>16</sub>	MISRG	0030 <sub>16</sub>	Transmit/Receive buffer register 3 (TB3/RB3)
0011 <sub>16</sub>	I <sup>2</sup> C data shift register (S0)	0031 <sub>16</sub>	Serial I/O3 status register (SIO3STS)
0012 <sub>16</sub>	I <sup>2</sup> C special mode status register (S3)	0032 <sub>16</sub>	Serial I/O3 control register (SIO3CON)
0013 <sub>16</sub>	I <sup>2</sup> C status register (S1)	0033 <sub>16</sub>	UART3 control register (UART3CON)
0014 <sub>16</sub>	I <sup>2</sup> C control register (S1D)	0034 <sub>16</sub>	AD/DA control register (ADCON)
0015 <sub>16</sub>	I <sup>2</sup> C clock control register (S2)	0035 <sub>16</sub>	A-D conversion register 1 (AD1)
0016 <sub>16</sub>	I <sup>2</sup> C START/STOP condition control register (S2D)	0036 <sub>16</sub>	D-A1 conversion register (DA1)
0017 <sub>16</sub>	I <sup>2</sup> C special mode control register (S3D)	0037 <sub>16</sub>	D-A2 conversion register (DA2)
0018 <sub>16</sub>	Transmit/Receive buffer register 1 (TB1/RB1)	0038 <sub>16</sub>	A-D conversion register 2 (AD2)
0019 <sub>16</sub>	Serial I/O1 status register (SIO1STS)	0039 <sub>16</sub>	Interrupt source selection register (INTSEL)
001A <sub>16</sub>	Serial I/O1 control register (SIO1CON)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001B <sub>16</sub>	UART1 control register (UART1CON)	003B <sub>16</sub>	CPU mode register (CPUM)
001C <sub>16</sub>	Baud rate generator (BRG1)	003C <sub>16</sub>	Interrupt request register 1 (IREQ1)
001D <sub>16</sub>	Serial I/O2 control register (SIO2CON)	003D <sub>16</sub>	Interrupt request register 2 (IREQ2)
001E <sub>16</sub>	Watchdog timer control register (WDTCON)	003E <sub>16</sub>	Interrupt control register 1 (ICON1)
001F <sub>16</sub>	Serial I/O2 register (SIO2)	003F <sub>16</sub>	Interrupt control register 2 (ICON2)
		0FF0 <sub>16</sub>	Port P0 pull-up control register (PULL0)
		0FF1 <sub>16</sub>	Port P1 pull-up control register (PULL1)
		0FF2 <sub>16</sub>	Port P2 pull-up control register (PULL2)
		0FF3 <sub>16</sub>	Port P3 pull-up control register (PULL3)
		0FF4 <sub>16</sub>	Port P4 pull-up control register (PULL4)
		0FF5 <sub>16</sub>	Port P5 pull-up control register (PULL5)
		0FF6 <sub>16</sub>	Port P6 pull-up control register (PULL6)
		0FF7 <sub>16</sub>	I <sup>2</sup> C slave address register 0 (S0D0)
		0FF8 <sub>16</sub>	I <sup>2</sup> C slave address register 1 (S0D1)
		0FF9 <sub>16</sub>	I <sup>2</sup> C slave address register 2 (S0D2)
		0FFE <sub>16</sub>	Flash memory control register (FCON)
		0FFF <sub>16</sub>	Flash command register (FCMD)

Fig. 15 Memory map of 3804 group's special function register (SFR)

## I/O PORTS

The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.

When “0” is written to the bit corresponding to a pin, that pin be-

comes an input pin. When “1” is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

**Table 6 I/O port function of 3803 group**

Pin	Name	I/O Structure	Non-Port Function	Related SFRs	Ref.No.	
P00/AN8–P07/AN15	Port P0	CMOS compatible input level	A-D converter input	AD/DA control register	(1)	
P10/INT41 P11/INT01	Port P1	CMOS 3-state output	External interrupt input	Interrupt edge selection register	(2)	
P12–P17					(3)	
P20/LED0– P27/LED7	Port P2					
P30/DA1 P31/DA2	Port P3	CMOS compatible input level	D-A converter output	AD/DA control register	(4)	
P32 P33		CMOS 3-state output			(5)	
P34/RxD3 P35/TxD3		CMOS compatible input level	Serial I/O3 function I/O	Serial I/O3 control register	UART3 control register	(6)
P36/SCLK3 P37/SRDY3		CMOS 3-state output				(7)
P40/INT40/XCIN P41/INT00/XCOUT	Port P4	CMOS compatible input level CMOS 3-state output	External interrupt input	Interrupt edge selection register	(10)	
P42/INT1 P43/INT2			Sub-clock generating circuit	Interrupt edge selection register	CPU mode register	(11)
P44/RxD1 P45/TxD1 P46/SCLK1			External interrupt input	Interrupt edge selection register		(2)
P47/SRDY1/CNTR2			Serial I/O1 function I/O	Serial I/O1 control register	UART1 control register	(6)
			Serial I/O1 function I/O Timer Z function I/O	Serial I/O1 control register	Timer Z mode register	(7)
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2	Port P5	CMOS compatible input level CMOS 3-state output	Serial I/O2 function I/O	Serial I/O2 control register	(8)	
P54/CNTR0 P55/CNTR1					(12)	
P56/PWM			Timer X, Y function I/O	Timer XY mode register		(13)
P57/INT3			PWM output	PWM control register		(14)
			External interrupt input	Interrupt edge selection register		(15)
						(16)
P60/AN0–P67/AN7	Port P6	CMOS compatible input level CMOS 3-state output	A-D converter input	AD/DA control register	(17)	

**Notes 1:** Refer to the applicable sections how to use double-function ports as function I/O ports.

**2:** Make sure that the input level at each pin is either 0 V or VCC during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from VCC to VSS through the input-stage gate.

Table 7 I/O port function of 3804 group

Pin	Name	I/O Structure	Non-Port Function	Related SFRs	Ref.No.		
P00/AN8–P07/AN15	Port P0	CMOS compatible input level	A-D converter input	AD/DA control register	(1)		
P10/INT41 P11/INT01	Port P1	CMOS 3-state output	External interrupt input	Interrupt edge selection register	(2)		
P12–P17					(3)		
P20/LED0– P27/LED7	Port P2						
P30/DA1 P31/DA2	Port P3	CMOS compatible input level	D-A converter output	AD/DA control register	(4)		
P32/SDA P33/SCL		CMOS 3-state output	I <sup>2</sup> C-BUS interface function I/O	I <sup>2</sup> C control register	(5)		
P34/RxD3 P35/TxD3 P36/SCLK3 P37/SRDY3		CMOS compatible input level	Serial I/O3 function I/O	Serial I/O3 control register	(6)		
		CMOS 3-state output		UART3 control register	(7) (8) (9)		
P40/INT00/XCIN P41/INT40/XCOUT	Port P4	CMOS compatible input level	External interrupt input	Interrupt edge selection register	(10)		
			CMOS 3-state output	Sub-clock generating circuit	CPU mode register	(11)	
P42/INT1 P43/INT2			External interrupt input	Interrupt edge selection register	(2)		
P44/RxD1 P45/TxD1 P46/SCLK1			Serial I/O1 function I/O	Serial I/O1 control register	(6) (7) (8)		
P47/SRDY1/CNTR2			Serial I/O1 function I/O	Serial I/O1 control register	(12)		
			Timer Z function I/O	Timer Z mode register			
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2	Port P5	CMOS compatible input level	Serial I/O2 function I/O	Serial I/O2 control register	(13)		
					CMOS 3-state output		(14)
							(15)
							(16)
P54/CNTR0 P55/CNTR1					Timer X, Y function I/O	Timer XY mode register	(17)
P56/PWM	PWM output	PWM control register	(18)				
P57/INT3	External interrupt input	Interrupt edge selection register	(2)				
P60/AN0–P67/AN7	Port P6	CMOS compatible input level	A-D converter input	AD/DA control register	(1)		
		CMOS 3-state output					

**Notes 1:** Refer to the applicable sections how to use double-function ports as function I/O ports.

**2:** Make sure that the input level at each pin is either 0 V or V<sub>CC</sub> during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from V<sub>CC</sub> to V<sub>SS</sub> through the input-stage gate.




Fig. 16 Port block diagram of 3803 group (1)




Fig. 17 Port block diagram of 3803 group (2)




Fig. 18 Port block diagram of 3803 group (3)




Fig. 19 Port block diagram of 3804 group (1)






Fig. 20 Port block diagram of 3804 group (2)




Fig. 21 Port block diagram of 3804 group (3)




Fig. 22 Structure of port pull-up control register (1)




Fig. 23 Structure of port pull-up control register (2)




Fig. 24 Structure of port pull-up control register (3)




Fig. 25 Structure of port pull-up control register (4)

## INTERRUPTS

The 3803 group's interrupts are a type of vector and occur by 16 sources among 21 sources: eight external, twelve internal, and one software.

The 3804 group's interrupts occur by 16 sources among 23 sources: nine external, thirteen internal, and one software.

### Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The reset and the BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the reset and the BRK instruction interrupt.

When several interrupt requests occur at the same time, the interrupts are received according to priority.

### Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
3. The interrupt jump destination address is read from the vector table into the program counter.

### Interrupt Source Selection

Which of each combination of the following interrupt sources can be selected by the interrupt source selection register (address 003916).

1. INT0 or Timer Z
2. Serial I/O1 transmission or SCL, SDA (for 3804 group)
3. CNTR0 or SCL, SDA (for 3804 group)
4. CNTR1 or Serial I/O3 reception
5. Serial I/O2 or Timer Z
6. INT2 or I<sup>2</sup>C (for 3804 group)
7. INT4 or CNTR2
8. A-D converter or serial I/O3 transmission

### External Interrupt Pin Selection

The occurrence sources of the external interrupt INT0 and INT4 can be selected from either input from INT00 and INT40 pin, or input from INT01 and INT41 pin by the INT0, INT4 interrupt switch bit of interrupt edge selection register (bit 6 of address 003A16).

## ■ Notes

When setting the followings, the interrupt request bit may be set to "1".

- When switching external interrupt active edge
  - Related register: Interrupt edge selection register (address 3A16)
  - Timer XY mode register (address 2316)
  - Timer Z mode register (address 2A16)
  - I<sup>2</sup>C start/stop condition control register (address 1616) (3804 group only)
- When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
  - Related register: Interrupt source selection register (address 3916)

When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence.

- ①Set the corresponding interrupt enable bit to "0" (disabled).
- ②Set the interrupt edge select bit or the interrupt source select bit.
- ③Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- ④Set the corresponding interrupt enable bit to "1" (enabled).

**Table 8 Interrupt vector addresses and priority of 3803 group**

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable
INT <sub>0</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)
Timer Z				At timer Z underflow	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)
Serial I/O1 reception	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmission	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At completion of serial I/O1 transmission shift or when transmission buffer is empty	Valid when serial I/O1 is selected
Timer X	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At timer X underflow	
Timer Y	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer Y underflow	
Timer 1	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 1 underflow	STP release timer underflow
Timer 2	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 2 underflow	
CNTR <sub>0</sub>	10	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>0</sub> input	External interrupt (active edge selectable)
Serial I/O3 reception				At completion of serial I/O3 data reception	Valid when serial I/O3 is selected
Serial I/O2	12	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected
Timer Z				At timer Z underflow	
INT <sub>2</sub>	13	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)
INT <sub>3</sub>	14	FFE3 <sub>16</sub>	FFE2 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>3</sub> input	External interrupt (active edge selectable)
INT <sub>4</sub>	15	FFE1 <sub>16</sub>	FFE0 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>4</sub> input	External interrupt (active edge selectable)
CNTR <sub>2</sub>				At detection of either rising or falling edge of CNTR <sub>2</sub> input	External interrupt (active edge selectable)
A-D converter	16	FFDF <sub>16</sub>	FFDE <sub>16</sub>	At completion of A-D conversion	
Serial I/O3 transmission				At completion of serial I/O3 transmission shift or when transmission buffer is empty	Valid when serial I/O3 is selected
BRK instruction	17	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software interrupt

**Notes 1:** Vector addresses contain interrupt jump destination addresses.

**2:** Reset function in the same way as an interrupt with the highest priority.



**Table 9 Interrupt vector addresses and priority of 3804 group**

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable
INT <sub>0</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)
Timer Z				At timer Z underflow	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)
Serial I/O1 reception	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmission	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At completion of serial I/O1 transmission shift or when transmission buffer is empty	Valid when serial I/O1 is selected
SCL, SDA				At detection of either rising or falling edge of SCL or SDA	External interrupt (active edge selectable)
Timer X	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At timer X underflow	
Timer Y	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer Y underflow	
Timer 1	8	FFEF <sub>16</sub>	FFEE <sub>16</sub>	At timer 1 underflow	STP release timer underflow
Timer 2	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 2 underflow	
CNTR <sub>0</sub>	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>0</sub> input	External interrupt (active edge selectable)
SCL, SDA				At detection of either rising or falling edge of SCL or SDA	External interrupt (active edge selectable)
CNTR <sub>1</sub>	11	FFE9 <sub>16</sub>	FFE8 <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>1</sub> input	External interrupt (active edge selectable)
Serial I/O3 reception				At completion of serial I/O3 data reception	Valid when serial I/O3 is selected
Serial I/O2	12	FFE7 <sub>16</sub>	FFE6 <sub>16</sub>	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected
Timer Z				At timer Z underflow	
INT <sub>2</sub>	13	FFE5 <sub>16</sub>	FFE4 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)
I <sup>2</sup> C				At completion of data transfer	
INT <sub>3</sub>	14	FFE3 <sub>16</sub>	FFE2 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>3</sub> input	External interrupt (active edge selectable)
INT <sub>4</sub>	15	FFE1 <sub>16</sub>	FFE0 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>4</sub> input	External interrupt (active edge selectable)
CNTR <sub>2</sub>				At detection of either rising or falling edge of CNTR <sub>2</sub> input	External interrupt (active edge selectable)
A-D converter	16	FFDF <sub>16</sub>	FFDE <sub>16</sub>	At completion of A-D conversion	
Serial I/O3 transmission				At completion of serial I/O3 transmission shift or when transmission buffer is empty	Valid when serial I/O3 is selected
BRK instruction	17	FFDD <sub>16</sub>	FFDC <sub>16</sub>	At BRK instruction execution	Non-maskable software interrupt

**Notes 1:** Vector addresses contain interrupt jump destination addresses.

**2:** Reset function in the same way as an interrupt with the highest priority.




Fig. 26 Interrupt control




Fig. 27 Structure of interrupt-related registers of 3803 group




Fig. 28 Structure of interrupt-related registers of 3804 group

## TIMERS

### ●8-bit Timers

The 3803/3804 group has four 8-bit timers: timer 1, timer 2, timer X, and timer Y.

The timer 1 and timer 2 use one prescaler in common, and the timer X and timer Y use each prescaler. Those are 8-bit prescalers. Each of the timers and prescalers has a timer latch or a prescaler latch.

The division ratio of each timer or prescaler is given by  $1/(n + 1)$ , where  $n$  is the value in the corresponding timer or prescaler latch. All timers are down-counters. When the timer reaches "00<sub>16</sub>", an underflow occurs at the next count pulse and the contents of the corresponding timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to "1".

#### ●Timer divider

The divider count source is switched by the main clock division ratio selection bits of CPU mode register (bits 7 and 6 at address 003B<sub>16</sub>). When these bits are "00" (high-speed mode) or "01" (middle-speed mode), X<sub>IN</sub> is selected. When these bits are "10" (low-speed mode), X<sub>CIN</sub> is selected.

#### ●Prescaler 12

The prescaler 12 counts the output of the timer divider. The count source is selected by the timer 12, X count source selection register among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024 of  $f(X_{IN})$  or  $f(X_{CIN})$ .

### Timer 1 and Timer 2

The timer 1 and timer 2 counts the output of prescaler 12 and periodically set the interrupt request bit.

#### ●Prescaler X and prescaler Y

The prescaler X and prescaler Y count the output of the timer divider or  $f(X_{CIN})$ . The count source is selected by the timer 12, X count source selection register (address 000E<sub>16</sub>) and the timer Y, Z count source selection register (address 000F<sub>16</sub>) among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, and 1/1024 of  $f(X_{IN})$  or  $f(X_{CIN})$ ; and  $f(X_{CIN})$ .

## Timer X and Timer Y

The timer X and timer Y can each select one of four operating modes by setting the timer XY mode register (address 0023<sub>16</sub>).

### (1) Timer mode

#### ●Mode selection

This mode can be selected by setting "00" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 0023<sub>16</sub>).

#### ●Explanation of operation

The timer count operation is started by setting "0" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 0023<sub>16</sub>).

When the timer reaches "00<sub>16</sub>", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

### (2) Pulse output mode

#### ●Mode selection

This mode can be selected by setting "01" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 0023<sub>16</sub>).

#### ●Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR<sub>0</sub>/CNTR<sub>1</sub> pin. When the CNTR<sub>0</sub> active edge switch bit (bit 2) and the CNTR<sub>1</sub> active edge switch bit (bit 6) of the timer XY mode register (address 0023<sub>16</sub>) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level.

When the value of the CNTR<sub>0</sub>/CNTR<sub>1</sub> active edge switch bit is changed during pulse output, the output level of the CNTR<sub>0</sub>/CNTR<sub>1</sub> pin is inverted.

#### ■Precautions

Set the double-function port of CNTR<sub>0</sub>/CNTR<sub>1</sub> pin and port P5<sub>4</sub>/P5<sub>5</sub> to output in this mode.

### (3) Event counter mode

#### ●Mode selection

This mode can be selected by setting "10" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

#### ●Explanation of operation

The operation is the same as the timer mode's except that the timer counts signals input from the CNTR0 or CNTR1 pin. The valid edge for the count operation depends on the CNTR0 active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316). When it is "0", the rising edge is valid. When it is "1", the falling edge is valid.

#### ■Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to input in this mode.

### (4) Pulse width measurement mode

#### ●Mode selection

This mode can be selected by setting "11" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

#### ●Explanation of operation

When the CNTR0 active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316) is "1", the timer counts during the term of one falling edge of CNTR0/CNTR1 pin input until the next rising edge of input ("L" term). When it is "0", the timer counts during the term of one rising edge input until the next falling edge input ("H" term).

#### ■Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to input in this mode.

The count operation can be stopped by setting "1" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 002316). The interrupt request bit is set to "1" each time the timer underflows.

#### ●Precautions when switching count source

When switching the count source by the timer 12, X and Y count source selection bits, the value of timer count is altered in considerable amount owing to generating of thin pulses on the count input signals.

Therefore, select the timer count source before setting the value to the prescaler and the timer.




Fig. 29 Block diagram of timer X, timer Y, timer 1, and timer 2




Fig. 30 Structure of timer XY mode register






Fig. 31 Structure of timer 12, X and timer Y, Z count source selection registers

## ●16-bit Timers

The timer Z is a 16-bit timer. When the timer reaches "0000<sub>16</sub>", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to the timer Z is set to "1".

When reading/writing to the timer Z, perform reading/writing to both the high-order byte and the low-order byte. When reading the timer Z, read from the high-order byte first, followed by the low-order byte. Do not perform the writing to the timer Z between read operation of the high-order byte and read operation of the low-order byte. When writing to the timer Z, write to the low-order byte first, followed by the high-order byte. Do not perform the reading to the timer Z between write operation of the low-order byte and write operation of the high-order byte.

The timer Z can select the count source by the timer Z count source selection bits of timer Y, Z count source selection register (bits 7 to 4 at address 000F<sub>16</sub>).

Timer Z can select one of seven operating modes by setting the timer Z mode register (address 002A<sub>16</sub>).

### (1) Timer mode

#### ●Mode selection

This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A<sub>16</sub>).

#### ●Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

#### ●Interrupt

When an underflow occurs, the INT0/timer Z interrupt request bit (bit 0) of the interrupt request register 1 (address 003C<sub>16</sub>) is set to "1".

#### ●Explanation of operation

During timer stop, usually write data to a latch and a timer at the same time to set the timer value.

The timer count operation is started by setting "0" to the timer Z count stop bit (bit 6) of the timer Z mode register (address 002A<sub>16</sub>).

When the timer reaches "0000<sub>16</sub>", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

When writing data to the timer during operation, the data is written only into the latch. Then the new latch value is reloaded into the timer at the next underflow.

### (2) Event counter mode

#### ●Mode selection

This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0) and setting "1" to the timer/event counter mode switch bit (bit 7) of the timer Z mode register (address 002A<sub>16</sub>).

The valid edge for the count operation depends on the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A<sub>16</sub>). When it is "0", the rising edge is valid. When it is "1", the falling edge is valid.

#### ●Interrupt

The interrupt at an underflow is the same as the timer mode's.

#### ●Explanation of operation

The operation is the same as the timer mode's.

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

Figure 34 shows the timing chart of the timer/event counter mode.

### (3) Pulse output mode

#### ●Mode selection

This mode can be selected by setting "001" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A<sub>16</sub>).

#### ●Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

#### ●Interrupt

The interrupt at an underflow is the same as the timer mode's.

#### ●Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR2 pin. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A<sub>16</sub>) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level.

#### ■Precautions

Set the double-function port of CNTR2 pin and port P47 to output in this mode.

[During timer operation stop]

The output from CNTR2 pin is initialized to the level depending on CNTR2 active edge switch bit by writing to the timer.

[During timer operation enabled]

When the value of the CNTR2 active edge switch bit is changed, the output level of CNTR2 pin is inverted.

Figure 35 shows the timing chart of the pulse output mode.

## (4) Pulse period measurement mode

### ●Mode selection

This mode can be selected by setting "010" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

### ●Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XIN)$ ; or  $f(XCIN)$  can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XCIN)$ ; or  $f(XCIN)$  can be selected as the count source.

### ●Interrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse period measurement is completed, the INT4/CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to "1".

### ●Explanation of operation

The cycle of the pulse which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the timer counts during the term from one falling edge of CNTR2 pin input to the next falling edge. When it is "1", the timer counts during the term from one rising edge input to the next rising edge input.

When the valid edge of measurement completion/start is detected, the 1's complement of the timer value is written to the timer latch and "FFFF16" is set to the timer.

Furthermore when the timer underflows, the timer Z interrupt request occurs and "FFFF16" is set to the timer. When reading the timer Z, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

### ■Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).

Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.

"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.

Figure 36 shows the timing chart of the pulse period measurement mode.

## (5) Pulse width measurement mode

### ●Mode selection

This mode can be selected by setting "011" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

### ●Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XIN)$ ; or  $f(XCIN)$  can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XCIN)$ ; or  $f(XCIN)$  can be selected as the count source.

### ●Interrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse widths measurement is completed, the INT4/CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to "1".

### ●Explanation of operation

The pulse width which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the timer counts during the term from one rising edge input to the next falling edge input ("H" term). When it is "1", the timer counts during the term from one falling edge of CNTR2 pin input to the next rising edge of input ("L" term). When the valid edge of measurement completion is detected, the 1's complement of the timer value is written to the timer latch and "FFFF16" is set to the timer.

When the timer Z underflows, the timer Z interrupt occurs and "FFFF16" is set to the timer Z. When reading the timer Z, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

### ■Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse widths).

Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.

"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.

Figure 37 shows the timing chart of the pulse width measurement mode.

## (6) Programmable waveform generating mode

### ●Mode selection

This mode can be selected by setting "100" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

### ●Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XIN)$ ; or  $f(XCIN)$  can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XCIN)$ ; or  $f(XCIN)$  can be selected as the count source.

### ●Interrupt

The interrupt at an underflow is the same as the timer mode's.

### ●Explanation of operation

The operation is the same as the timer mode's. Moreover the timer outputs the data set in the output level latch (bit 4) of the timer Z mode register (address 002A16) from the CNTR2 pin each time the timer underflows.

Changing the value of the output level latch and the timer latch after an underflow makes it possible to output an optional waveform from the CNTR2 pin.

### ■Precautions

Set the double-function port of CNTR2 pin and port P47 to output in this mode.

Figure 38 shows the timing chart of the programmable waveform generating mode.

## (7) Programmable one-shot generating mode

### ●Mode selection

This mode can be selected by setting "101" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

### ●Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XIN)$ ; or  $f(XCIN)$  can be selected as the count source.

### ●Interrupt

The interrupt at an underflow is the same as the timer mode's.

The trigger to generate one-shot pulse can be selected by the INT1 active edge selection bit (bit 1) of the interrupt edge selection register (address 003A16). When it is "0", the falling edge active is selected; when it is "1", the rising edge active is selected.

When the valid edge of the INT1 pin is detected, the INT1 interrupt request bit (bit 1) of the interrupt request register 1 (address 003C16) is set to "1".

### ●Explanation of operation

•"H" one-shot pulse; Bit 5 of timer Z mode register = "0"

The output level of the CNTR2 pin is initialized to "L" at mode selection. When trigger generation (input signal to INT1 pin) is detected, "H" is output from the CNTR2 pin. When an underflow occurs, "L" is output. The "H" one-shot pulse width is set by the setting value to the timer Z register low-order and high-order. When trigger generating is detected during timer count stop, al-

though "H" is output from the CNTR2 pin, "H" output state continues because an underflow does not occur.

•"L" one-shot pulse; Bit 5 of timer Z mode register = "1"

The output level of the CNTR2 pin is initialized to "H" at mode selection. When trigger generation (input signal to INT1 pin) is detected, "L" is output from the CNTR2 pin. When an underflow occurs, "H" is output. The "L" one-shot pulse width is set by the setting value to the timer Z low-order and high-order. When trigger generating is detected during timer count stop, although "L" is output from the CNTR2 pin, "L" output state continues because an underflow does not occur.

### ■Precautions

Set the double-function port of CNTR2 pin and port P47 to output, and of INT1 pin and port P42 to input in this mode.

This mode cannot be used in low-speed mode.

If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.

Figure 39 shows the timing chart of the programmable one-shot generating mode.

## ■Notes regarding all modes

### ●Timer Z write control

Which write control can be selected by the timer Z write control bit (bit 3) of the timer Z mode register (address 002A16), writing data to both the latch and the timer at the same time or writing data only to the latch.

When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer Z and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer Z.

In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

### ●Timer Z read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped.

However, a read-out of timer latch value is impossible.

### ●Switch of interrupt active edge of CNTR2 and INT1

Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the INT1 active edge selection bit.

### ●Switch of count source

When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.

Therefore, select the timer count source before setting the value to the prescaler and the timer.




Fig. 32 Block diagram of timer Z




Fig. 33 Structure of timer Z mode register




Fig. 34 Timing chart of timer/event counter mode




Fig. 35 Timing chart of pulse output mode




Fig. 36 Timing chart of pulse period measurement mode (Measuring term between two rising edges)




Fig. 37 Timing chart of pulse width measurement mode (Measuring "L" term)






Fig. 38 Timing chart of programmable waveform generating mode




Fig. 39 Timing chart of programmable one-shot generating mode ("H" one-shot pulse generating)

## SERIAL I/O Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

### (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A16) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.




Fig. 40 Block diagram of clock synchronous serial I/O1




Fig. 41 Operation of clock synchronous serial I/O1

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the

two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 42 Block diagram of UART serial I/O1




Fig. 43 Operation of UART serial I/O1

**[Serial I/O1 Control Register (SIO1CON)]**  
**001A16**

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

**[UART1 Control Register (UART1CON)]**  
**001B16**

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P45/TxD1 pin.

**[Serial I/O1 Status Register (SIO1STS)]**  
**001916**

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O1 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

**[Transmit Buffer Register 1/Receive Buffer Register 1 (TB1/RB1)]** 001816

The transmit buffer register 1 and the receive buffer register 1 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

**[Baud Rate Generator 1 (BRG1)]** 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by  $1/(n + 1)$ , where n is the value written to the baud rate generator.




Fig. 44 Structure of serial I/O1 control registers

## ■ Notes concerning serial I/O1

### 1. Notes when selecting clock synchronous serial I/O

#### 1.1 Stop of transmission operation

##### ● Note

Clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

##### ● Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and  $\overline{\text{SRDY1}}$  function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

#### 1.2 Stop of receive operation

##### ● Note

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O disabled).

#### 1.3 Stop of transmit/receive operation

##### ● Note

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

##### ● Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O disabled) (refer to 1.1).

### 2. Notes when selecting clock asynchronous serial I/O

#### 2.1 Stop of transmission operation

##### ● Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

##### ● Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and  $\overline{\text{SRDY1}}$  function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

#### 2.2 Stop of receive operation

##### ● Note

Clear the receive enable bit to "0" (receive disabled).

#### 2.3 Stop of transmit/receive operation

##### ● Note 1 (only transmission operation is stopped)

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

##### ● Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and  $\overline{\text{SRDY1}}$  function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

##### ● Note 2 (only receive operation is stopped)

Clear the receive enable bit to "0" (receive disabled).

### 3. $\overline{\text{SRDY1}}$ output of reception side


#### ● Note

When signals are output from the  $\overline{\text{SRDY1}}$  pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the  $\overline{\text{SRDY1}}$  output enable bit, and the transmit enable bit to "1" (transmit enabled).

### 4. Setting serial I/O1 control register again

#### ● Note

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."



### 5. Data transmission control with referring to transmit shift register completion flag

#### ● Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

### 6. Transmission control when external clock is selected

#### ● Note

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK1 input level. Also, write data to the transmit buffer register at "H" of the SCLK1 input level.

### 7. Transmit interrupt request when transmit enable bit is set

#### ● Note

When using the transmit interrupt, take the following sequence.

- ① Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).
- ② Set the transmit enable bit to "1".
- ③ Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instruction has executed.
- ④ Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).

#### ● Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

### Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

### [Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains eight bits which control various serial I/O2 functions.




Fig. 45 Structure of serial I/O2 control register




Fig. 46 Block diagram of serial I/O2






Fig. 47 Timing of serial I/O2

### Serial I/O3

Serial I/O3 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

### (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O3 mode can be selected by setting the serial I/O3 mode selection bit of the serial I/O3 control register (bit 6 of address 003216) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.




Fig. 48 Block diagram of clock synchronous serial I/O3




Fig. 49 Operation of clock synchronous serial I/O3

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O3 mode selection bit of the serial I/O3 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the

two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 50 Block diagram of UART serial I/O3




Fig. 51 Operation of UART serial I/O3

**[Serial I/O3 Control Register (SIO3CON)]  
003216**

The serial I/O3 control register consists of eight control bits for the serial I/O3 function.

**[UART3 Control Register (UART3CON)]  
003316**

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P35/TxD3 pin.

**[Serial I/O3 Status Register (SIO3STS)] 003116**

The read-only serial I/O3 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O3 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O3 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O3 enable bit SIOE (bit 7 of the serial I/O3 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O3 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O3 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

**[Transmit Buffer Register 3/Receive Buffer Register 3 (TB3/RB3)] 003016**

The transmit buffer register 3 and the receive buffer register 3 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

**[Baud Rate Generator 3 (BRG3)] 002F16**

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by  $1/(n + 1)$ , where n is the value written to the baud rate generator.




Fig. 52 Structure of serial I/O3 control registers

## ■ Notes concerning serial I/O3

### 1. Notes when selecting clock synchronous serial I/O

#### 1.1 Stop of transmission operation

##### ● Note

Clear the serial I/O3 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

##### ● Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and  $\overline{\text{SRDY3}}$  function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

#### 1.2 Stop of receive operation

##### ● Note

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O3 enable bit to "0" (serial I/O disabled).

#### 1.3 Stop of transmit/receive operation

##### ● Note

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

##### ● Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O3 enable bit to "0" (serial I/O disabled) (refer to 1.1).

### 2. Notes when selecting clock asynchronous serial I/O

#### 2.1 Stop of transmission operation

##### ● Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0".

##### ● Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and  $\overline{\text{SRDY3}}$  function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

#### 2.2 Stop of receive operation

##### ● Note

Clear the receive enable bit to "0" (receive disabled).

#### 2.3 Stop of transmit/receive operation

##### ● Note 1 (only transmission operation is stopped)

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0".

##### ● Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and  $\overline{\text{SRDY3}}$  function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

##### ● Note 2 (only receive operation is stopped)

Clear the receive enable bit to "0" (receive disabled).

### 3. $\overline{\text{SRDY3}}$ output of reception side


#### ● Note

When signals are output from the  $\overline{\text{SRDY3}}$  pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the  $\overline{\text{SRDY3}}$  output enable bit, and the transmit enable bit to "1" (transmit enabled).

### 4. Setting serial I/O3 control register again

#### ● Note

Set the serial I/O3 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."



### 5. Data transmission control with referring to transmit shift register completion flag

#### ● Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

### 6. Transmission control when external clock is selected

#### ● Note

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK3 input level. Also, write data to the transmit buffer register at "H" of the SCLK input level.

### 7. Transmit interrupt request when transmit enable bit is set

#### ● Note

When using the transmit interrupt, take the following sequence.

- ① Set the serial I/O3 transmit interrupt enable bit to "0" (disabled).
- ② Set the transmit enable bit to "1".
- ③ Set the serial I/O3 transmit interrupt request bit to "0" after 1 or more instruction has executed.
- ④ Set the serial I/O3 transmit interrupt enable bit to "1" (enabled).

#### ● Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

### PULSE WIDTH MODULATION (PWM)

The 3803/3804 group has PWM functions with an 8-bit resolution, based on a signal that is the clock input X<sub>IN</sub> or that clock input divided by 2 or the clock input X<sub>CIN</sub> or that clock input divided by 2 in low-speed mode.

#### Data Setting

The PWM output pin also functions as port P5<sub>6</sub>. Set the PWM period by the PWM prescaler, and set the "H" term of output pulse by the PWM register.

If the value in the PWM prescaler is n and the value in the PWM register is m (where n = 0 to 255 and m = 0 to 255) :

$$\begin{aligned} \text{PWM period} &= 255 \times (n+1) / f(X_{IN}) \\ &= 31.875 \times (n+1) \mu\text{s} \quad (\text{when } f(X_{IN}) = 8 \text{ MHz}) \end{aligned}$$

$$\begin{aligned} \text{Output pulse "H" term} &= \text{PWM period} \times m / 255 \\ &= 0.125 \times (n+1) \times m \mu\text{s} \\ &\quad (\text{when } f(X_{IN}) = 8 \text{ MHz}) \end{aligned}$$

### PWM Operation

When bit 0 (PWM enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H".

If the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.




Fig. 53 Timing of PWM period




Fig. 54 Block diagram of PWM function






Fig. 55 Structure of PWM control register




Fig. 56 PWM output timing when PWM register or PWM prescaler is changed

## A-D CONVERTER

### [A-D Conversion Register 1, 2 (AD1, AD2)] 003516, 003816

The A-D conversion register is a read-only register that stores the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

Bit 7 of the A-D conversion register 2 is the conversion mode selection bit. When this bit is set to "0," the A-D converter becomes the 10-bit A-D mode. When this bit is set to "1," that becomes the 8-bit A-D mode. The conversion result of the 8-bit A-D mode is stored in the A-D conversion register 1. As for 10-bit A-D mode, not only 10-bit reading but also only high-order 8-bit reading of conversion result can be performed by selecting the reading procedure of the A-D conversion registers 1, 2 after A-D conversion is completed (in Figure 58).

As for 10-bit A-D mode, the 8-bit reading inclined to MSB is performed when reading the A-D converter register 1 after A-D conversion is started; and when the A-D converter register 1 is read after reading the A-D converter register 2, the 8-bit reading inclined to LSB is performed.

### [AD/DA Control Register (ADCON)] 003416

The AD/DA control register controls the A-D conversion process. Bits 0 to 2 and bit 4 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, and changes to "1" when an A-D conversion ends. Writing "0" to this bit starts the A-D conversion.

### Comparison Voltage Generator

The comparison voltage generator divides the voltage between VREF and AVSS into 1024, and that outputs the comparison voltage in the 10-bit A-D mode (256 division in 8-bit A-D mode).

The A-D converter successively compares the comparison voltage Vref in each mode, dividing the VREF voltage (see below), with the input voltage.

- 10-bit A-D mode (10-bit reading)

$$V_{ref} = \frac{V_{REF}}{1024} \times n \quad (n = 0-1023)$$

- 10-bit A-D mode (8-bit reading)

$$V_{ref} = \frac{V_{REF}}{256} \times n \quad (n = 0-255)$$

- 8-bit A-D mode

$$V_{ref} = \frac{V_{REF}}{256} \times (n-0.5) \quad (n = 1-255)$$

$$= 0 \quad (n = 0)$$

## Channel Selector

The channel selector selects one of ports P67/AN7 to P60/AN0 or P07/AN15 to P00/AN8, and inputs the voltage to the comparator.

## Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the A-D conversion registers 1, 2. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

Note that because the comparator consists of a capacitor coupling, set f(XIN) to 500 kHz or more during an A-D conversion.




Fig. 57 Structure of AD/DA control register




Fig. 58 Structure of 10-bit A-D mode reading




Fig. 59 Block diagram of A-D converter

### D-A CONVERTER

The 3803/3804 group has two internal D-A converters (DA1 and DA2) with 8-bit resolution.

The D-A conversion is performed by setting the value in each D-A conversion register. The result of D-A conversion is output from the DA1 or DA2 pin by setting the DA output enable bit to "1".

When using the D-A converter, the corresponding port direction register bit (P30/DA1 or P31/DA2) must be set to "0" (input status). The output analog voltage V is determined by the value n (decimal notation) in the D-A conversion register as follows:

$$V = V_{REF} \times n / 256 \quad (n = 0 \text{ to } 255)$$

Where VREF is the reference voltage.

At reset, the D-A conversion registers are cleared to "0016", and the DA output enable bits are cleared to "0", and the P30/DA1 and P31/DA2 pins become high impedance.

The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.




Fig. 60 Block diagram of D-A converter




Fig. 61 Equivalent connection circuit of D-A converter (DA1)

### WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H.

#### Watchdog Timer Initial Value

Watchdog timer L is set to "FF16" and watchdog timer H is set to "FF16" by writing to the watchdog timer control register (address 001E16) or at a reset. Any write instruction that causes a write signal can be used, such as the STA, LDM, CLB, etc. Data can only be written to bits 6 and 7 of the watchdog timer control register. Regardless of the value written to bits 0 to 5, the above-mentioned value will be set to each timer.

#### Watchdog Timer Operations

The watchdog timer stops at reset and a countdown is started by the writing to the watchdog timer control register. An internal reset occurs when watchdog timer H underflows. The reset is released after its release time. After the release, the program is restarted from the reset vector address. Usually, write to the watchdog timer control register by software before an underflow of the watchdog timer H. The watchdog timer does not function if the watchdog timer control register is not written to at least once.

When bit 6 of the watchdog timer control register is kept at "0", the STP instruction is enabled. When that is executed, both the clock and the watchdog timer stop. Count re-starts at the same time as the release of stop mode (**Note**). The watchdog timer does not stop while a WIT instruction is executed. In addition, the STP instruction is disabled by writing "1" to this bit again. When the STP instruction is executed at this time, it is processed as an undefined instruction, and an internal reset occurs. Once a "1" is written to this bit, it cannot be programmed to "0" again.

The following shows the period between the write execution to the watchdog timer control register and the underflow of watchdog timer H.

Bit 7 of the watchdog timer control register is "0":

- when XCIN = 32.768 kHz; 32 s
- when XIN = 16 MHz; 65.536 ms

Bit 7 of the watchdog timer control register is "1":

- when XCIN = 32.768 kHz; 125 ms
- when XIN = 16 MHz; 256 μs

**Note:** The watchdog timer continues to count even while waiting for a stop release. Therefore, make sure that watchdog timer H does not underflow during this period.




Fig. 62 Block diagram of Watchdog timer




Fig. 63 Structure of Watchdog timer control register

### MULTI-MASTER I<sup>2</sup>C-BUS INTERFACE

The 3804 group has the multi-master I<sup>2</sup>C-BUS interface.

The multi-master I<sup>2</sup>C-BUS interface is a serial communications circuit, conforming to the Philips I<sup>2</sup>C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.

Figure 64 shows a block diagram of the multi-master I<sup>2</sup>C-BUS interface and Table 10 lists the multi-master I<sup>2</sup>C-BUS interface functions.


This multi-master I<sup>2</sup>C-BUS interface consists of the I<sup>2</sup>C slave address registers 0 to 2, the I<sup>2</sup>C data shift register, the I<sup>2</sup>C clock control register, the I<sup>2</sup>C control register, the I<sup>2</sup>C status register, the I<sup>2</sup>C START/STOP condition control register, the I<sup>2</sup>C special mode control register, the I<sup>2</sup>C special mode status register, and other control circuits.

When using the multi-master I<sup>2</sup>C-BUS interface, set 1 MHz or more to the internal clock  $\phi$ .

**Table 10 Multi-master I<sup>2</sup>C-BUS interface functions**

Item	Function
Format	In conformity with Philips I <sup>2</sup> C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I <sup>2</sup> C-BUS standard: Master transmission Master reception Slave transmission Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at $\phi = 4$ MHz)

System clock  $\phi = f(XIN)/2$  (high-speed mode)  
 $\phi = f(XIN)/8$  (middle-speed mode)



**Fig. 64 Block diagram of multi-master I<sup>2</sup>C-BUS interface**

\* : Purchase of MITSUBISHI ELECTRIC CORPORATIONS I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

## [I<sup>2</sup>C Data Shift Register (S0)] 001116

The I<sup>2</sup>C data shift register (S0: address 001116) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 cycles of the internal clock  $\phi$  are required from the rising of the SCL until input to this register.

The I<sup>2</sup>C data shift register is in a write enable status only when the I<sup>2</sup>C-BUS interface enable bit (ES0 bit) of the I<sup>2</sup>C control register (S1D: address 001416) is "1". The bit counter is reset by a write instruction to the I<sup>2</sup>C data shift register. When both the ES0 bit and the MST bit of the I<sup>2</sup>C status register (S1: address 001316) are "1," the SCL is output by a write instruction to the I<sup>2</sup>C data shift register. Reading data from the I<sup>2</sup>C data shift register is always enabled regardless of the ES0 bit value.

## [I<sup>2</sup>C Slave Address Registers 0 to 2 (S0D0 to S0D2)] 0FF716 to 0FF916

The I<sup>2</sup>C slave address registers 0 to 2 (S0D0 to S0D2: addresses 0FF716 to 0FF916) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition is detected.

### •Bit 0: Read/write bit (RWB)

This is not used in the 7-bit addressing mode. In the 10-bit addressing mode, set RWB to "0" because the first address data to be received is compared with the contents (SAD6 to SAD0 + RWB) of the I<sup>2</sup>C slave address registers 0 to 2.

When 2-byte address data match slave address, a 7-bit slave address which is received after restart condition has detected and R/W data can be matched by setting "1" to RWB with software. The RWB is cleared to "0" automatically when the stop condition is detected.

### •Bits 1 to 7: Slave address (SAD0–SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode or the 10-bit addressing mode, the address data transmitted from the master is compared with these bits' contents.




Fig. 65 Structure of I<sup>2</sup>C slave address registers 0 to 2

### [I<sup>2</sup>C Clock Control Register (S2)] 001516

The I<sup>2</sup>C clock control register (S2: address 001516) is used to set ACK control, SCL mode and SCL frequency.

**•Bits 0 to 4: SCL frequency control bits (CCR0–CCR4)**

These bits control the SCL frequency. Refer to Table 11.

**•Bit 5: SCL mode specification bit (FAST MODE)**

This bit specifies the SCL mode. When this bit is set to “0,” the standard clock mode is selected. When the bit is set to “1,” the high-speed clock mode is selected.

When connecting the bus of the high-speed mode I<sup>2</sup>C bus standard (maximum 400 kbits/s), use 8 MHz or more oscillation frequency f(XIN) in the high-speed mode (2 division clock).

**•Bit 6: ACK bit (ACK BIT)**

This bit sets the SDA status when an ACK clock\* is generated. When this bit is set to “0,” the ACK return mode is selected and SDA goes to “L” at the occurrence of an ACK clock. When the bit is set to “1,” the ACK non-return mode is selected. The SDA is held in the “H” status at the occurrence of an ACK clock.

However, when the slave address agree with the address data in the reception of address data at ACK BIT = “0,” the SDA is automatically made “L” (ACK is returned). If there is a disagreement between the slave address and the address data, the SDA is automatically made “H” (ACK is not returned).

\*ACK clock: Clock for acknowledgment

**•Bit 7: ACK clock bit (ACK)**

This bit specifies the mode of acknowledgment which is an acknowledgment response of data transfer. When this bit is set to “0,” the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to “1,” the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (makes SDA “H”) and receives the ACK bit generated by the data receiving device.

**Note:** Do not write data into the I<sup>2</sup>C clock control register during transfer. If data is written during transfer, the I<sup>2</sup>C clock generator is reset, so that data cannot be transferred normally.




Fig. 66 Structure of I<sup>2</sup>C clock control register

Table 11 Set values of I<sup>2</sup>C clock control register and SCL frequency

Setting value of CCR4–CCR0					SCL frequency (at $\phi = 4$ MHz, unit : kHz) (Note 1)	
CCR4	CCR3	CCR2	CCR1	CCR0	Standard clock mode	High-speed clock mode
0	0	0	0	0	Setting disabled	Setting disabled
0	0	0	0	1	Setting disabled	Setting disabled
0	0	0	1	0	Setting disabled	Setting disabled
0	0	0	1	1	– (Note 2)	333
0	0	1	0	0	– (Note 2)	250
0	0	1	0	1	100	400 (Note 3)
0	0	1	1	0	83.3	166
⋮	⋮	⋮	⋮	⋮	500/CCR value (Note 3)	1000/CCR value (Note 3)
1	1	1	0	1	17.2	34.5
1	1	1	1	0	16.6	33.3
1	1	1	1	1	16.1	32.3

**Notes 1:** Duty of SCL output is 50 %. The duty becomes 35 to 45 % only when the high-speed clock mode is selected and CCR value = 5 (400 kHz, at  $\phi = 4$  MHz). “H” duration of the clock fluctuates from –4 to +2 machine cycles in the standard clock mode, and fluctuates from –2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because “L” duration is extended instead of “H” duration reduction.

These are values when SCL synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCR0.

**2:** Each value of SCL frequency exceeds the limit at  $\phi = 4$  MHz or more. When using these setting value, use  $\phi$  of 4 MHz or less.

**3:** The data formula of SCL frequency is described below:  
 $\phi / (8 \times \text{CCR value})$  Standard clock mode  
 $\phi / (4 \times \text{CCR value})$  High-speed clock mode (CCR value  $\neq 5$ )  
 $\phi / (2 \times \text{CCR value})$  High-speed clock mode (CCR value = 5)  
 Do not set 0 to 2 as CCR value regardless of  $\phi$  frequency.  
 Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCR0.



### [I<sup>2</sup>C Control Register (S1D)] 001416

The I<sup>2</sup>C control register (S1D: address 001416) controls data communication format.

**•Bits 0 to 2: Bit counter (BC0–BC2)**

These bits decide the number of bits for the next 1-byte data to be transmitted. The I<sup>2</sup>C interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK clock bit (bit 7 of S2, address 001516) have been transferred, and BC0 to BC2 are returned to “0002”.

Also when a START condition is received, these bits become “0002” and the address data is always transmitted and received in 8 bits.

**•Bit 3: I<sup>2</sup>C interface enable bit (ES0)**

This bit enables to use the multi-master I<sup>2</sup>C-BUS interface. When this bit is set to “0,” the use disable status is provided, so that the SDA and the SCL become high-impedance. When the bit is set to “1,” use of the interface is enabled.

When ES0 = “0,” the following is performed.

- PIN = “1,” BB = “0” and AL = “0” are set (which are bits of the I<sup>2</sup>C status register, S1, at address 001316).

- Writing data to the I<sup>2</sup>C data shift register (S0: address 001116) is disabled.

**•Bit 4: Data format selection bit (ALS)**

This bit decides whether or not to recognize slave addresses. When this bit is set to “0,” the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to “I<sup>2</sup>C Status Register,” bit 1) is received, transfer processing can be performed. When this bit is set to “1,” the free data format is selected, so that slave addresses are not recognized.

**•Bit 5: Addressing format selection bit (10BIT SAD)**

This bit selects a slave address specification format. When this bit is set to “0,” the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I<sup>2</sup>C slave address registers 0 to 2 are compared with address data. When this bit is set to “1,” the 10-bit addressing format is selected, and all the bits of the I<sup>2</sup>C slave address registers 0 to 2 are compared with address data.

**•Bit 7: I<sup>2</sup>C-BUS interface pin input level selection bit (TISS)**

This bit selects the input level of the SCL and SDA pins of the multi-master I<sup>2</sup>C-BUS interface.




Fig. 67 Structure of I<sup>2</sup>C control register

## [I<sup>2</sup>C Status Register (S1)] 0013<sub>16</sub>

The I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) controls the I<sup>2</sup>C-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.

Set "0000<sub>2</sub>" to the low-order 4 bits, because these bits become the reserved bits at writing.

### •Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>).

### •Bit 1: General call detecting flag (AD0)

When the ALS bit is "0", this bit is set to "1" when a general call\* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition, or reset.

\*General call: The master transmits the general call address "00<sub>16</sub>" to all slaves.

### •Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of address data when the ALS bit is "0".

- ① In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions:
  - The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-order 7 bits of the I<sup>2</sup>C slave address register.
  - A general call is received.
- ② In the slave receive mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition:
  - When the address data is compared with the I<sup>2</sup>C slave address register (8 bits consisting of slave address and RWB bit), the first bytes agree.
- ③ This bit is set to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>) when ES0 is set to "1" or reset.

### •Bit 3: Arbitration lost\* detecting flag (AL)

In the master transmission mode, when the SDA is made "L" by any other device, arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." The arbitration lost can be detected only in the master transmission mode. When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and address data transmitted by another master device.

The AL bit is set to "0" in one of the following conditions:

- Executing a write instruction to the I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>)
- When the ES0 bit is "0"
- At reset

\*Arbitration lost: The status in which communication as a master is disabled.

### •Bit 4: SCL pin low hold bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from "1" to "0." At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to "0" in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock generation is disabled. Figure 69 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in one of the following conditions:

- Executing a write instruction to the I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>). (This is the only condition which the prohibition of the internal clock is released and data can be communicated except for the start condition detection.)
- When the ES0 bit is "0"
- At reset

- When writing "1" to the PIN bit by software

The PIN bit is set to "0" in one of the following conditions:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address agreement or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

### •Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the SCL, SDA pins input signal regardless of master/slave. This flag is set to "1" by detecting the START condition, and is set to "0" by detecting the STOP condition. The condition of these detecting is set by the START/STOP condition setting bits (SSC4–SSC0) of the I<sup>2</sup>C START/STOP condition control register (S2D: address 0016<sub>16</sub>). When the ES0 bit of the I<sup>2</sup>C control register (bit 3 of S1D, address 0014<sub>16</sub>) is "0" or reset, the BB flag is set to "0."

For the writing function to the BB flag, refer to the sections "START Condition Generating Method" and "STOP Condition Generating Method" described later.

**•Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)**

This bit decides a direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the SCL.

This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to "1" by hardware when all the following conditions are satisfied:

- When ALS is "0"
- In the slave reception mode or the slave transmission mode
- When the  $\overline{R/W}$  bit reception is "1"

This bit is set to "0" in one of the following conditions:

- When arbitration lost is detected.
- When a STOP condition is detected.
- When writing "1" to this bit by software is invalid by the START condition duplication preventing function (**Note**).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.
- At reset

**•Bit 7: Communication mode specification bit (master/slave specification bit: MST)**

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communication are generated on the SCL.

This bit is set to "0" in one of the following conditions.

- Immediately after completion of the byte which has lost arbitration when arbitration lost is detected
- When a STOP condition is detected.
- Writing "1" to this bit by software is invalid by the START condition duplication preventing function (**Note**).
- At reset

**Note:** START condition duplication preventing function

The MST, TRX, and BB bits is set to "1" at the same time after confirming that the BB flag is "0" in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to "1" immediately after the contents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits invalid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address.




Fig. 68 Structure of I<sup>2</sup>C status register




Fig. 69 Interrupt request signal generating timing

### START Condition Generating Method

When writing "1" to the MST, TRX, and BB bits of the I<sup>2</sup>C status register (S1: address 001316) at the same time after writing the slave address to the I<sup>2</sup>C data shift register (S0: address 001116) with the condition in which the ES0 bit of the I<sup>2</sup>C control register (S1D: address 001416) is "1" and the BB flag is "0", a START condition occurs. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 70, the START condition generating timing diagram, and Table 12, the START condition generating timing table.




Fig. 70 START condition generating timing diagram

Table 12 START condition generating timing table

Item	Standard clock mode	High-speed clock mode
Setup time	5.0 μs (20 cycles)	2.5 μs (10 cycles)
Hold time	5.0 μs (20 cycles)	2.5 μs (10 cycles)

Note: Absolute time at φ = 4 MHz. The value in parentheses denotes the number of φ cycles.

### STOP Condition Generating Method

When the ES0 bit of the I<sup>2</sup>C control register (S1D: address 001416) is "1," write "1" to the MST and TRX bits, and write "0" to the BB bit of the I<sup>2</sup>C status register (S1: address 001316) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 71, the STOP condition generating timing diagram, and Table 13, the STOP condition generating timing table.




Fig. 71 STOP condition generating timing diagram

Table 13 STOP condition generating timing table

Item	Standard clock mode	High-speed clock mode
Setup time	5.0 μs (20 cycles)	3.0 μs (12 cycles)
Hold time	4.5 μs (18 cycles)	2.5 μs (10 cycles)

Note: Absolute time at φ = 4 MHz. The value in parentheses denotes the number of φ cycles.

### START/STOP Condition Detecting Operation

The START/STOP condition detection operations are shown in Figures 72, 73, and Table 14. The START/STOP condition is set by the START/STOP condition set bit.

The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfy three conditions: SCL release time, setup time, and hold time (see Table 14).

The BB flag is set to "1" by detecting the START condition and is reset to "0" by detecting the STOP condition.


The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 14, the BB flag set/reset time.

**Note:** When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "I<sup>2</sup>CIRQ" occurs to the CPU.


**Table 14 START condition/STOP condition detecting conditions**

	Standard clock mode	High-speed clock mode
SCL release time	SSC value + 1 cycle (6.25 μs)	4 cycles (1.0 μs)
Setup time	$\frac{SSC\ value + 1}{2}$ cycle < 4.0 μs (3.125 μs)	2 cycles (0.5 μs)
Hold time	$\frac{SSC\ value + 1}{2}$ cycle < 4.0 μs (3.125 μs)	2 cycles (0.5 μs)
BB flag set/reset time	$\frac{SSC\ value - 1}{2}$ + 2 cycles (3.375 μs)	3.5 cycles (0.875 μs)

**Note:** Unit : Cycle number of internal clock φ  
 SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set "0" or an odd number to SSC value. The value in parentheses is an example when the I<sup>2</sup>C START/STOP condition control register is set to "1816" at φ = 4 MHz.



**Fig. 72 START/STOP condition detecting timing diagram**



**Fig. 73 STOP condition detecting timing diagram**

### [I<sup>2</sup>C START/STOP Condition Control Register (S2D)] 001616

The I<sup>2</sup>C START/STOP condition control register (S2D: address 001616) controls START/STOP condition detection.

**•Bits 0 to 4: START/STOP condition set bits (SSC4–SSC0)**

SCL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency f(XIN) because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 14.

Do not set “000002” or an odd number to the START/STOP condition set bits (SSC4 to SSC0).

Refer to Table 15, the recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency.

**•Bit 5: SCL/SDA interrupt pin polarity selection bit (SIP)**

An interrupt can occur when detecting the falling or rising edge of the SCL or SDA pin. This bit selects the polarity of the SCL or SDA pin interrupt pin.

**•Bit 6: SCL/SDA interrupt pin selection bit (SIS)**

This bit selects the pin of which interrupt becomes valid between the SCL pin and the SDA pin.

**Note:** When changing the setting of the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the I<sup>2</sup>C-BUS interface enable bit ES0, the SCL/SDA interrupt request bit may be set. When selecting the SCL/SDA interrupt source, disable the interrupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the I<sup>2</sup>C-BUS interface enable bit ES0 is set. Reset the request bit to “0” after setting these bits, and enable the interrupt.




Fig. 74 Structure of I<sup>2</sup>C START/STOP condition control register

Table 15 Recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency

Oscillation frequency f(XIN) (MHz)	Main clock divide ratio	Internal clock $\phi$ (MHz)	START/STOP condition control register	SCL release time ( $\mu$ s)	Setup time ( $\mu$ s)	Hold time ( $\mu$ s)
8	2	4	XXX11010	6.75 $\mu$ s (27 cycles)	3.5 $\mu$ s (14 cycles)	3.25 $\mu$ s (13 cycles)
			XXX11000	6.25 $\mu$ s (25 cycles)	3.25 $\mu$ s (13 cycles)	3.0 $\mu$ s (12 cycles)
8	8	1	XXX00100	5.0 $\mu$ s (5 cycles)	3.0 $\mu$ s (3 cycles)	2.0 $\mu$ s (2 cycles)
4	2	2	XXX01100	6.5 $\mu$ s (13 cycles)	3.5 $\mu$ s (7 cycles)	3.0 $\mu$ s (6 cycles)
			XXX01010	5.5 $\mu$ s (11 cycles)	3.0 $\mu$ s (6 cycles)	2.5 $\mu$ s (5 cycles)
2	2	1	XXX00100	5.0 $\mu$ s (5 cycles)	3.0 $\mu$ s (3 cycles)	2.0 $\mu$ s (2 cycles)

**Note:** Do not set an odd number to the START/STOP condition set bits (SSC4 to SSC0) and “000002”.

### [I<sup>2</sup>C Special Mode Status Register (S3)] 001216

The I<sup>2</sup>C special mode status register (S3: address 001216) consists of the flags indicating I<sup>2</sup>C operating state in the I<sup>2</sup>C special mode, which is set by the I<sup>2</sup>C special mode control register (S3D: address 001716).

The stop condition flag is valid in all operating modes.

•**Bit 0: Slave address 0 comparison flag (AAS0)**

**Bit 1: Slave address 1 comparison flag (AAS1)**

**Bit 2: Slave address 2 comparison flag (AAS2)**

These flags indicate a comparison result of address data. These flags are valid only when the slave address control bit (MSLAD) is "1".

In the 7-bit addressing format of the slave reception mode, the respective slave address *i* (*i* = 0, 1, 2) comparison flags corresponding to the I<sup>2</sup>C slave address registers 0 to 2 are set to "1" when an address data immediately after an occurrence of a START condition agrees with the high-order 7-bit slave address stored in the I<sup>2</sup>C slave address registers 0 to 2 (addresses 0FF716 to 0FF916).

In the 10-bit addressing format of the slave mode, the respective slave address *i* (*i* = 0, 1, 2) comparison flags corresponding to the I<sup>2</sup>C slave address registers are set to "1" when an address data is compared with the 8 bits consisting of the slave address stored in the I<sup>2</sup>C slave address registers 0 to 2 and the RWB bit, and the first byte agrees.

These flags are initialized to "0" at reset, when the slave address control bit (MSLAD) is "0", or when writing data to the I<sup>2</sup>C data shift register (S0: address 001116).

•**Bit 5: SCL pin low hold 2 flag (PIN2)**

When the ACK interrupt control bit (ACKICON) and the ACK clock bit (ACK) are "1", this flag is set to "0" in synchronization with the falling of the data's last SCL clock, just before the ACK clock. The SCL pin is simultaneously held low, and the I<sup>2</sup>C interrupt request occurs.

This flag is initialized to "1" at reset, when the ACK interrupt control bit (ACKICON) is "0", or when writing "1" to the SCL pin low hold 2 flag set bit (PIN2IN).

The SCL pin is held low when either the SCL pin low hold bit (PIN) or the SCL pin low hold 2 flag (PIN2) becomes "0". The low hold state of the SCL pin is released when both the SCL pin low hold bit (PIN) and the SCL pin low hold 2 flag (PIN2) are "1".

•**Bit 7: Stop condition flag (SPCF)**

This flag is set to "1" when a STOP condition occurs.

This flag is initialized to "0" at reset, when the I<sup>2</sup>C-BUS interface enable bit (ES0) is "0", or when writing "1" to the STOP condition flag clear bit (SPFCL).




Fig. 75 Structure of I<sup>2</sup>C special mode status register

**[I<sup>2</sup>C Special Mode Control Register (S3D) 001716]**

The I<sup>2</sup>C special mode control register (S3D: address 001716) controls special functions such as occurrence timing of reception interrupt request and extending slave address comparison to 3 bytes.

**•Bit 1: ACK interrupt control bit (ACKICON)**

This bit controls the timing of I<sup>2</sup>C interrupt request occurrence at completion of data receiving due to master reception or slave reception.

When this bit is “0”, the SCL pin low hold bit (PIN) is set to “0” in synchronization with the falling of the last SCL clock, including the ACK clock. The SCL pin is simultaneously held low, and the I<sup>2</sup>C interrupt request occurs.

When this bit is “1” and the ACK clock bit (ACK) is “1”, the SCL pin low hold 2 flag (PIN2) is set to “0” in synchronization with the falling of the data’s last SCL clock, just before the ACK clock. The SCL pin is simultaneously held low, and the I<sup>2</sup>C interrupt request occurs again. The ACK bit can be changed after the contents of data are confirmed by using this function.

**•Bit 2: I<sup>2</sup>C slave address control bit (MSLAD)**

This bit controls a slave address. When this bit is “0”, only the I<sup>2</sup>C slave address register 0 (address 0FF716) becomes valid as a slave address and a read/write bit.

When this bit is “1”, all of the I<sup>2</sup>C slave address registers 0 to 2 (addresses 0FF716 to 0FF916) become valid as a slave address and a read/write bit. In this case, when an address data agrees with any one of the I<sup>2</sup>C slave address registers 0 to 2, the slave address comparison flag (AAS) is set to “1” and the I<sup>2</sup>C slave address comparison flag corresponding to the agreed I<sup>2</sup>C slave address registers 0 to 2 is also set to “1”.

**•Bit 5: SCL pin low hold 2 flag set bit (PIN2IN)**

Writing “1” to this bit initializes the SCL pin low hold 2 flag (PIN2) to “1”.

When writing “0”, nothing is generated.


**•Bit 6: SCL pin low hold set bit (PIN2HD)**

When the SCL pin low hold bit (PIN) becomes “0”, the SCL pin is held low. However, the SCL pin low hold bit (PIN) cannot be set to “0” by software. The SCL pin low hold set bit (PIN2HD) is used to hold the SCL pin in the low state by software. When writing “1” to this bit, the SCL pin low hold 2 flag (PIN2) becomes “0”, and the SCL pin is held low. When writing “0”, nothing occurs.

**•Bit 7: STOP condition flag clear bit (SPFCL)**

Writing “1” to this bit initializes the STOP condition flag (SPCF) to “0”.

When writing “0”, nothing is generated.



**Fig. 76 Structure of I<sup>2</sup>C special mode control register**



### Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below.

① 7-bit addressing format

To adapt the 7-bit addressing format, set the 10BIT SAD bit of the I<sup>2</sup>C control register (S1D: address 0014<sub>16</sub>) to "0". The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the I<sup>2</sup>C slave address register. At the time of this comparison, address comparison of the RWB bit of the I<sup>2</sup>C slave address register is not performed. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 77, (1) and (2).

② 10-bit addressing format

To adapt the 10-bit addressing format, set the 10BIT SAD bit of the I<sup>2</sup>C control register (S1D: address 0014<sub>16</sub>) to "1." An address comparison is performed between the first-byte address data transmitted from the master and the 8-bit slave address stored in the I<sup>2</sup>C slave address register. At the time of this com-

parison, an address comparison between the RWB bit of the I<sup>2</sup>C slave address register and the  $R/\bar{W}$  bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RWB bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is processed as an address data bit. When the first-byte address data agree with the slave address, the AAS bit of the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) is set to "1." After the second-byte address data is stored into the I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RWB bit of the I<sup>2</sup>C slave address register to "1" by software. This processing can make the 7-bit slave address and  $R/\bar{W}$  data agree, which are received after a RESTART condition is detected, with the value of the I<sup>2</sup>C slave address register. For the data transmission format when the 10-bit addressing format is selected, refer to Figure 77, (3) and (4).




Fig. 77 Address data communication format

### Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- ① Set a slave address in the high-order 7 bits of the I<sup>2</sup>C slave address register and "0" into the RWB bit.
- ② Set the ACK return mode and SCL = 100 kHz by setting "85<sub>16</sub>" in the I<sup>2</sup>C clock control register (S2: address 0015<sub>16</sub>).
- ③ Set "00<sub>16</sub>" in the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) so that transmission/reception mode can become initializing condition.
- ④ Set a communication enable status by setting "08<sub>16</sub>" in the I<sup>2</sup>C control register (S1D: address 0014<sub>16</sub>).
- ⑤ Confirm the bus free condition by the BB flag of the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>).
- ⑥ Set the address data of the destination of transmission in the high-order 7 bits of the I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>) and set "0" in the least significant bit.
- ⑦ Set "F0<sub>16</sub>" in the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur.
- ⑧ Set transmit data in the I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>). At this time, an SCL and an ACK clock automatically occur.
- ⑨ When transmitting control data of more than 1 byte, repeat step ⑧.
- ⑩ Set "D0<sub>16</sub>" in the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) to generate a STOP condition if ACK is not returned from slave reception side or transmission ends.

### Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode and using the addressing format is shown below.

- ① Set a slave address in the high-order 7 bits of the I<sup>2</sup>C slave address register and "0" in the RWB bit.
- ② Set the no ACK clock mode and SCL = 400 kHz by setting "25<sub>16</sub>" in the I<sup>2</sup>C clock control register (S2: address 0015<sub>16</sub>).
- ③ Set "00<sub>16</sub>" in the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) so that transmission/reception mode can become initializing condition.
- ④ Set a communication enable status by setting "08<sub>16</sub>" in the I<sup>2</sup>C control register (S1D: address 0014<sub>16</sub>).
- ⑤ When a START condition is received, an address comparison is performed.
- ⑥ •When all transmitted addresses are "0" (general call):  
 AD0 of the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) is set to "1" and an interrupt request signal occurs.  
 • When the transmitted addresses agree with the address set in ①:  
 AAS of the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) is set to "1" and an interrupt request signal occurs.  
 • In the cases other than the above AD0 and AAS of the I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>) are set to "0" and no interrupt request signal occurs.
- ⑦ Set dummy data in the I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>).
- ⑧ When receiving control data of more than 1 byte, repeat step ⑦.
- ⑨ When a STOP condition is detected, the communication ends.

## ■Precautions when using multi-master I<sup>2</sup>C-BUS interface

### (1) Read-modify-write instruction

The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master I<sup>2</sup>C-BUS interface are described below.

- I<sup>2</sup>C data shift register (S0: address 0011<sub>16</sub>)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.

- I<sup>2</sup>C slave address registers 0 to 2 (S0D0 to S0D2: addresses 0FF7<sub>16</sub> to 0FF9<sub>16</sub>)

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RWB) at the above timing.

- I<sup>2</sup>C status register (S1: address 0013<sub>16</sub>)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W.

- I<sup>2</sup>C control register (S1D: address 0014<sub>16</sub>)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter (BC0-BC2) at the above timing.

- I<sup>2</sup>C clock control register (S2: address 0015<sub>16</sub>)

The read-modify-write instruction can be executed for this register.

- I<sup>2</sup>C START/STOP condition control register (S2D: address 0016<sub>16</sub>)

The read-modify-write instruction can be executed for this register.

### (2) START condition generating procedure using multi-master

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 5.)

```

:
LDA —          (Taking out of slave address value)
SEI            (Interrupt disabled)
BBS 5, S1, BUSBUSY (BB flag confirming and branch process)
BUSFREE:
STA S0         (Writing of slave address value)
LDM #$F0, S1  (Trigger of START condition generating)
CLI           (Interrupt enabled)
:
BUSBUSY:
CLI           (Interrupt enabled)
:

```

2. Use "Branch on Bit Set" of "BBS 5, S1, —" for the BB flag confirming and branch process.
3. Use "STA \$12, STX \$12" or "STY \$12" of the zero page addressing instruction for writing the slave address value to the I<sup>2</sup>C data shift register.
4. Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.

5. Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating

When the condition of the BB flag is bus busy, enable interrupts immediately.

### (3) RESTART condition generating procedure

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 4.)

Execute the following procedure when the PIN bit is "0."

```

:
LDM #$00, S1   (Select slave receive mode)
LDA —         (Taking out of slave address value)
SEI           (Interrupt disabled)
STA S0        (Writing of slave address value)
LDM #$F0, S1  (Trigger of RESTART condition generating)
CLI          (Interrupt enabled)
:

```

2. Select the slave receive mode when the PIN bit is "0." Do not write "1" to the PIN bit. Neither "0" nor "1" is specified for the writing to the BB bit.

The TRX bit becomes "0" and the SDA pin is released.

3. The SCL pin is released by writing the slave address value to the I<sup>2</sup>C data shift register.

4. Disable interrupts during the following two process steps:

- Writing of slave address value
- Trigger of RESTART condition generating

### (4) Writing to I<sup>2</sup>C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1." It is because it may become the same as above.

### (5) Process of after STOP condition generating

Do not write data in the I<sup>2</sup>C data shift register S0 and the I<sup>2</sup>C status register S1 until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers does not have the problem.

### RESET CIRCUIT

To reset the microcomputer,  $\overline{\text{RESET}}$  pin should be held at an "L" level for 16 cycles or more of  $X_{\text{IN}}$ . Then the  $\overline{\text{RESET}}$  pin is returned to an "H" level (the power source voltage should be between 2.7 V and 5.5 V, and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address  $\text{FFFD}_{16}$  (high-order byte) and address  $\text{FFFC}_{16}$  (low-order byte). Make sure that the reset input voltage is less than 0.54 V for  $V_{\text{CC}}$  of 2.7 V.




Fig. 78 Reset circuit example




Fig. 79 Reset sequence

	Address	Register contents		Address	Register contents
(1) Port P0 (P0)	0000 <sub>16</sub>	00 <sub>16</sub>	(34) Timer Z (low-order) (TZL)	0028 <sub>16</sub>	FF <sub>16</sub>
(2) Port P0 direction register (P0D)	0001 <sub>16</sub>	00 <sub>16</sub>	(35) Timer Z (high-order) (TZH)	0029 <sub>16</sub>	FF <sub>16</sub>
(3) Port P1 (P1)	0002 <sub>16</sub>	00 <sub>16</sub>	(36) Timer Z mode register (TZM)	002A <sub>16</sub>	00 <sub>16</sub>
(4) Port P1 direction register (P1D)	0003 <sub>16</sub>	00 <sub>16</sub>	(37) PWM control register (PWMCON)	002B <sub>16</sub>	00 <sub>16</sub>
(5) Port P2 (P2)	0004 <sub>16</sub>	00 <sub>16</sub>	(38) PWM prescaler (PREPWM)	002C <sub>16</sub>	X X X X X X X X
(6) Port P2 direction register (P2D)	0005 <sub>16</sub>	00 <sub>16</sub>	(39) PWM register (PWM)	002D <sub>16</sub>	X X X X X X X X
(7) Port P3 (P3)	0006 <sub>16</sub>	00 <sub>16</sub>	(40) Baud rate generator 3 (BRG3)	002F <sub>16</sub>	X X X X X X X X
(8) Port P3 direction register (P3D)	0007 <sub>16</sub>	00 <sub>16</sub>	(41) Transmit/Receive buffer register 3 (TB3/RB3)	0030 <sub>16</sub>	X X X X X X X X
(9) Port P4 (P4)	0008 <sub>16</sub>	00 <sub>16</sub>	(42) Serial I/O3 status register (SIO3STS)	0031 <sub>16</sub>	1 0 0 0 0 0 0 0
(10) Port P4 direction register (P4D)	0009 <sub>16</sub>	00 <sub>16</sub>	(43) Serial I/O3 control register (SIO3CON)	0032 <sub>16</sub>	00 <sub>16</sub>
(11) Port P5 (P5)	000A <sub>16</sub>	00 <sub>16</sub>	(44) UART3 control register (SIO3CON)	0033 <sub>16</sub>	1 1 1 0 0 0 0 0
(12) Port P5 direction register (P5D)	000B <sub>16</sub>	00 <sub>16</sub>	(45) AD/DA control register (ADCON)	0034 <sub>16</sub>	0 0 0 0 1 0 0 0
(13) Port P6 (P6)	000C <sub>16</sub>	00 <sub>16</sub>	(46) A-D conversion register 1 (AD1)	0035 <sub>16</sub>	X X X X X X X X
(14) Port P6 direction register (P6D)	000D <sub>16</sub>	00 <sub>16</sub>	(47) D-A1 conversion register (DA1)	0036 <sub>16</sub>	00 <sub>16</sub>
(15) Timer 12, X count source selection register (T12XCSS)	000E <sub>16</sub>	0 0 1 1 0 0 1 1	(48) D-A2 conversion register (DA2)	0037 <sub>16</sub>	00 <sub>16</sub>
(16) Timer Y, Z count source selection register (TYZCSS)	000F <sub>16</sub>	0 0 1 1 0 0 1 1	(49) A-D conversion register 2 (AD2)	0038 <sub>16</sub>	0 0 0 0 0 0 X X
(17) MISRG	0010 <sub>16</sub>	00 <sub>16</sub>	(50) Interrupt source selection register (INTSEL)	0039 <sub>16</sub>	00 <sub>16</sub>
(18) Transmit/Receive buffer register 1 (TB1/RB1)	0018 <sub>16</sub>	X X X X X X X X	(51) Interrupt edge selection register (INTEGE)	003A <sub>16</sub>	00 <sub>16</sub>
(19) Serial I/O1 status register (SIO1STS)	0019 <sub>16</sub>	1 0 0 0 0 0 0 0	(52) CPU mode register (CPUM)	003B <sub>16</sub>	0 1 0 0 1 0 0 0
(20) Serial I/O1 control register (SIO1CON)	001A <sub>16</sub>	00 <sub>16</sub>	(53) Interrupt request register 1 (IREQ1)	003C <sub>16</sub>	00 <sub>16</sub>
(21) UART1 control register (UART1CON)	001B <sub>16</sub>	1 1 1 0 0 0 0 0	(54) Interrupt request register 2 (IREQ2)	003D <sub>16</sub>	00 <sub>16</sub>
(22) Baud rate generator 1 (BRG1)	001C <sub>16</sub>	X X X X X X X X	(55) Interrupt control register 1 (ICON1)	003E <sub>16</sub>	00 <sub>16</sub>
(23) Serial I/O2 control register (SIO2CON)	001D <sub>16</sub>	00 <sub>16</sub>	(56) Interrupt control register 2 (ICON2)	003F <sub>16</sub>	00 <sub>16</sub>
(24) Watchdog timer control register (WDTCN)	001E <sub>16</sub>	0 0 1 1 1 1 1 1	(57) Port P0 pull-up control register (PULL0)	0FF0 <sub>16</sub>	00 <sub>16</sub>
(25) Serial I/O2 register (SIO2)	001F <sub>16</sub>	X X X X X X X X	(58) Port P1 pull-up control register (PULL1)	0FF1 <sub>16</sub>	00 <sub>16</sub>
(26) Prescaler 12 (PRE12)	0020 <sub>16</sub>	FF <sub>16</sub>	(59) Port P2 pull-up control register (PULL2)	0FF2 <sub>16</sub>	00 <sub>16</sub>
(27) Timer 1 (T1)	0021 <sub>16</sub>	01 <sub>16</sub>	(60) Port P3 pull-up control register (PULL3)	0FF3 <sub>16</sub>	00 <sub>16</sub>
(28) Timer 2 (T2)	0022 <sub>16</sub>	FF <sub>16</sub>	(61) Port P4 pull-up control register (PULL4)	0FF4 <sub>16</sub>	00 <sub>16</sub>
(29) Timer XY mode register (TM)	0023 <sub>16</sub>	00 <sub>16</sub>	(62) Port P5 pull-up control register (PULL5)	0FF5 <sub>16</sub>	00 <sub>16</sub>
(30) Prescaler X (PREX)	0024 <sub>16</sub>	FF <sub>16</sub>	(63) Port P6 pull-up control register (PULL6)	0FF6 <sub>16</sub>	00 <sub>16</sub>
(31) Timer X (TX)	0025 <sub>16</sub>	FF <sub>16</sub>	(64) Flash memory control register (FCN)	0FFE <sub>16</sub>	00 <sub>16</sub>
(32) Prescaler Y (PREY)	0026 <sub>16</sub>	FF <sub>16</sub>	(65) Flash command register (FCMD)	0FFF <sub>16</sub>	00 <sub>16</sub>
(33) Timer Y (TY)	0027 <sub>16</sub>	FF <sub>16</sub>	(66) Processor status register	(PS)	X X X X X 1 X X
			(67) Program counter	(PC <sub>H</sub> )	FFFD <sub>16</sub> contents
				(PC <sub>L</sub> )	FFFC <sub>16</sub> contents

**Note :** X : Not fixed  
 Since the initial values for other than above mentioned registers and RAM contents are indefinite at reset, they must be set.

Fig. 80 Internal status at reset (3803 group)

	Address	Register contents		Address	Register contents
(1) Port P0 (P0)	0000 <sub>16</sub>	00 <sub>16</sub>	(41) Timer Z (low-order) (TZL)	0028 <sub>16</sub>	FF <sub>16</sub>
(2) Port P0 direction register (P0D)	0001 <sub>16</sub>	00 <sub>16</sub>	(42) Timer Z (high-order) (TZH)	0029 <sub>16</sub>	FF <sub>16</sub>
(3) Port P1 (P1)	0002 <sub>16</sub>	00 <sub>16</sub>	(43) Timer Z mode register (TZM)	002A <sub>16</sub>	00 <sub>16</sub>
(4) Port P1 direction register (P1D)	0003 <sub>16</sub>	00 <sub>16</sub>	(44) PWM control register (PWMCON)	002B <sub>16</sub>	00 <sub>16</sub>
(5) Port P2 (P2)	0004 <sub>16</sub>	00 <sub>16</sub>	(45) PWM prescaler (PREPWM)	002C <sub>16</sub>	X X X X X X X X
(6) Port P2 direction register (P2D)	0005 <sub>16</sub>	00 <sub>16</sub>	(46) PWM register (PWM)	002D <sub>16</sub>	X X X X X X X X
(7) Port P3 (P3)	0006 <sub>16</sub>	00 <sub>16</sub>	(47) Baud rate generator 3 (BRG3)	002F <sub>16</sub>	X X X X X X X X
(8) Port P3 direction register (P3D)	0007 <sub>16</sub>	00 <sub>16</sub>	(48) Transmit/Receive buffer register 3 (TB3/RB3)	0030 <sub>16</sub>	X X X X X X X X
(9) Port P4 (P4)	0008 <sub>16</sub>	00 <sub>16</sub>	(49) Serial I/O3 status register (SIO3STS)	0031 <sub>16</sub>	1 0 0 0 0 0 0 0
(10) Port P4 direction register (P4D)	0009 <sub>16</sub>	00 <sub>16</sub>	(50) Serial I/O3 control register (SIO3CON)	0032 <sub>16</sub>	00 <sub>16</sub>
(11) Port P5 (P5)	000A <sub>16</sub>	00 <sub>16</sub>	(51) UART3 control register (SIO3CON)	0033 <sub>16</sub>	1 1 1 0 0 0 0 0
(12) Port P5 direction register (P5D)	000B <sub>16</sub>	00 <sub>16</sub>	(52) AD/DA control register (ADCON)	0034 <sub>16</sub>	0 0 0 0 1 0 0 0
(13) Port P6 (P6)	000C <sub>16</sub>	00 <sub>16</sub>	(53) A-D conversion register 1 (AD1)	0035 <sub>16</sub>	X X X X X X X X
(14) Port P6 direction register (P6D)	000D <sub>16</sub>	00 <sub>16</sub>	(54) D-A1 conversion register (DA1)	0036 <sub>16</sub>	00 <sub>16</sub>
(15) Timer 12, X count source selection register (T12XCSS)	000E <sub>16</sub>	0 0 1 1 0 0 1 1	(55) D-A2 conversion register (DA2)	0037 <sub>16</sub>	00 <sub>16</sub>
(16) Timer Y, Z count source selection register (TYZCSS)	000F <sub>16</sub>	0 0 1 1 0 0 1 1	(56) A-D conversion register 2 (AD2)	0038 <sub>16</sub>	0 0 0 0 0 0 X X
(17) MISRG	0010 <sub>16</sub>	00 <sub>16</sub>	(57) Interrupt source selection register (INTSEL)	0039 <sub>16</sub>	00 <sub>16</sub>
(18) I <sup>2</sup> C data shift register (S0)	0011 <sub>16</sub>	X X X X X X X X	(58) Interrupt edge selection register (INTEEDGE)	003A <sub>16</sub>	00 <sub>16</sub>
(19) I <sup>2</sup> C special mode status register (S3)	0012 <sub>16</sub>	0 0 1 0 0 0 0 0	(59) CPU mode register (CPUM)	003B <sub>16</sub>	0 1 0 0 1 0 0 0
(20) I <sup>2</sup> C status register (S1)	0013 <sub>16</sub>	0 0 0 1 0 0 0 X	(60) Interrupt request register 1 (IREQ1)	003C <sub>16</sub>	00 <sub>16</sub>
(21) I <sup>2</sup> C control register (S1D)	0014 <sub>16</sub>	00 <sub>16</sub>	(61) Interrupt request register 2 (IREQ2)	003D <sub>16</sub>	00 <sub>16</sub>
(22) I <sup>2</sup> C clock control register (S2)	0015 <sub>16</sub>	00 <sub>16</sub>	(62) Interrupt control register 1 (ICON1)	003E <sub>16</sub>	00 <sub>16</sub>
(23) I <sup>2</sup> C START/STOP condition control register (S2D)	0016 <sub>16</sub>	0 0 0 1 1 0 1 0	(63) Interrupt control register 2 (ICON2)	003F <sub>16</sub>	00 <sub>16</sub>
(24) I <sup>2</sup> C special mode control register (S3D)	0017 <sub>16</sub>	00 <sub>16</sub>	(64) Port P0 pull-up control register (PULL0)	0FF0 <sub>16</sub>	00 <sub>16</sub>
(25) Transmit/Receive buffer register 1 (TB1/RB1)	0018 <sub>16</sub>	X X X X X X X X	(65) Port P1 pull-up control register (PULL1)	0FF1 <sub>16</sub>	00 <sub>16</sub>
(26) Serial I/O1 status register (SIO1STS)	0019 <sub>16</sub>	1 0 0 0 0 0 0 0	(66) Port P2 pull-up control register (PULL2)	0FF2 <sub>16</sub>	00 <sub>16</sub>
(27) Serial I/O1 control register (SIO1CON)	001A <sub>16</sub>	00 <sub>16</sub>	(67) Port P3 pull-up control register (PULL3)	0FF3 <sub>16</sub>	00 <sub>16</sub>
(28) UART1 control register (UART1CON)	001B <sub>16</sub>	1 1 1 0 0 0 0 0	(68) Port P4 pull-up control register (PULL4)	0FF4 <sub>16</sub>	00 <sub>16</sub>
(29) Baud rate generator 1 (BRG1)	001C <sub>16</sub>	X X X X X X X X	(69) Port P5 pull-up control register (PULL5)	0FF5 <sub>16</sub>	00 <sub>16</sub>
(30) Serial I/O2 control register (SIO2CON)	001D <sub>16</sub>	00 <sub>16</sub>	(70) Port P6 pull-up control register (PULL6)	0FF6 <sub>16</sub>	00 <sub>16</sub>
(31) Watchdog timer control register (WDTCON)	001E <sub>16</sub>	0 0 1 1 1 1 1 1	(71) I <sup>2</sup> C slave address register 0 (S0D0)	0FF7 <sub>16</sub>	00 <sub>16</sub>
(32) Serial I/O2 register (SIO2)	001F <sub>16</sub>	X X X X X X X X	(72) I <sup>2</sup> C slave address register 1 (S0D1)	0FF8 <sub>16</sub>	00 <sub>16</sub>
(33) Prescaler 12 (PRE12)	0020 <sub>16</sub>	FF <sub>16</sub>	(73) I <sup>2</sup> C slave address register 2 (S0D3)	0FF9 <sub>16</sub>	00 <sub>16</sub>
(34) Timer 1 (T1)	0021 <sub>16</sub>	01 <sub>16</sub>	(74) Flash memory control register (FCON)	0FFE <sub>16</sub>	00 <sub>16</sub>
(35) Timer 2 (T2)	0022 <sub>16</sub>	FF <sub>16</sub>	(75) Flash command register (FCMD)	0FFF <sub>16</sub>	00 <sub>16</sub>
(36) Timer XY mode register (TM)	0023 <sub>16</sub>	00 <sub>16</sub>	(76) Processor status register (PS)	X X X X X 1 X X	
(37) Prescaler X (PREX)	0024 <sub>16</sub>	FF <sub>16</sub>	(PC <sub>H</sub> )	FFFD <sub>16</sub> contents	
(38) Timer X (TX)	0025 <sub>16</sub>	FF <sub>16</sub>	(PC <sub>L</sub> )	FFFC <sub>16</sub> contents	
(39) Prescaler Y (PREY)	0026 <sub>16</sub>	FF <sub>16</sub>			
(40) Timer Y (TY)	0027 <sub>16</sub>	FF <sub>16</sub>			

**Note :** X : Not fixed  
 Since the initial values for other than above mentioned registers and RAM contents are indefinite at reset, they must be set.

Fig. 81 Internal status at reset (3804 group)

## CLOCK GENERATING CIRCUIT

The 3803/3804 group has two built-in oscillation circuits: main clock X<sub>IN</sub>-X<sub>OUT</sub> oscillation circuit and sub clock X<sub>CIN</sub>-X<sub>COU</sub>T oscillation circuit. An oscillation circuit can be formed by connecting a resonator between X<sub>IN</sub> and X<sub>OUT</sub> (X<sub>CIN</sub> and X<sub>COU</sub>T). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between X<sub>IN</sub> and X<sub>OUT</sub> since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between X<sub>CIN</sub> and X<sub>COU</sub>T. Immediately after power on, only the X<sub>IN</sub> oscillation circuit starts oscillating, and X<sub>CIN</sub> and X<sub>COU</sub>T pins function as I/O ports.

### Frequency Control

#### (1) Middle-speed mode

The internal clock  $\phi$  is the frequency of X<sub>IN</sub> divided by 8. After reset is released, this mode is selected.

#### (2) High-speed mode

The internal clock  $\phi$  is half the frequency of X<sub>IN</sub>.

#### (3) Low-speed mode

The internal clock  $\phi$  is half the frequency of X<sub>CIN</sub>.

#### (4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock X<sub>IN</sub> in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1." When the main clock X<sub>IN</sub> is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

## Oscillation Control

### (1) Stop mode

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H" level, and X<sub>IN</sub> and X<sub>CIN</sub> oscillators stop. When the oscillation stabilizing time set after STP instruction released bit is "0," the prescaler 12 is set to "FF<sub>16</sub>" and timer 1 is set to "01<sub>16</sub>." When the oscillation stabilizing time set after STP instruction released bit is "1," set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.

After STP instruction is released, the input of the prescaler 12 is connected to count source which had set at executing the STP instruction, and the output of the prescaler 12 is connected to timer 1. Set the timer 1 interrupt enable bit to disabled ("0") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock  $\phi$  is supplied for the first time, when timer 1 underflows. Therefore make sure not to set the timer 1 interrupt request bit to "1" before the STP instruction stops the oscillator. When the oscillator is restarted by reset, apply "L" level to the RESET pin until the oscillation is stable since a wait time will not be generated.

### (2) Wait mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level, but the oscillator does not stop. The internal clock  $\phi$  restarts when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

#### ■Note

- If you switch the mode between middle/high-speed and low-speed, stabilize both X<sub>IN</sub> and X<sub>CIN</sub> oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that  $f(X_{IN}) > 3f(X_{CIN})$ .
- When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.




Fig. 82 Ceramic resonator circuit




Fig. 83 External clock input circuit







Fig. 84 System clock generating circuit block diagram (Single-chip mode)



- Notes 1 :** Switch the mode by the allows shown between the mode blocks. (Do not switch between the modes directly without an allow.)
- 2 :** The all modes can be switched to the stop mode or the wait mode and return to the source mode when the stop mode or the wait mode is ended.
- 3 :** Timer operates in the wait mode.
- 4 :** When the stop mode is ended, a delay of approximately 1 ms occurs by connecting prescaler 12 and Timer 1 in middle/high-speed mode.
- 5 :** When the stop mode is ended, a delay of approximately 0.25 s occurs by Timer 1 and Timer 2 in low-speed mode.
- 6 :** Wait until oscillation stabilizes after oscillating the main clock XIN before the switching from the low-speed mode to middle/high-speed mode.
- 7 :** The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. φ indicates the internal clock.

Fig. 85 State transitions of system clock

## FLASH MEMORY MODE

The 3803/3804 group has the flash memory mode in addition to the normal operation mode (microcomputer mode). The user can use this mode to perform read, program, and erase operations for the internal flash memory.

The 3803/3804 group has three modes the user can choose: the parallel input/output and serial input/output mode, where the flash memory is handled by using the external programmer, and the CPU reprogramming mode, where the flash memory is handled by the central processing unit (CPU). The following explains these modes.

### (1) Flash memory mode 1 (parallel I/O mode)

The parallel I/O mode can be selected by connecting wires as shown in Figures 86, 87 and supplying power to the VCC and VPP pins. In this mode, the M38039FF/M38049FF operates as an equivalent of MITSUBISHI's CMOS flash memory M5M28F101. However, because the M38039FF/M38049FF's internal memory has a capacity of 60 Kbytes, programming is available for addresses 01000<sub>16</sub> to 0FFFF<sub>16</sub>, and make sure that the data in addresses 00000<sub>16</sub> to 00FFF<sub>16</sub> and addresses 10000<sub>16</sub> to 1FFFF<sub>16</sub> are FF<sub>16</sub>. Note also that the M38039FF/M38049FF does not contain a facility to read out a device identification code by applying a high voltage to address input (A9). Be careful not to erratically set program conditions when using a general-purpose PROM programmer.

Table 16 shows the pin assignments when operating in the parallel input/output mode.

**Table 16 Pin assignments of M38039FF/M38049FF when operating in the parallel input/output mode**

	M38039FF/M38049FF	M5M28F101
VCC	VCC	VCC
VPP	CNVSS	VPP
VSS	VSS	VSS
Address input	Ports P0, P1, P3 <sub>1</sub>	A <sub>0</sub> –A <sub>16</sub>
Data I/O	Port P2	D <sub>0</sub> –D <sub>7</sub>
CE	P3 <sub>6</sub>	CE
OE	P3 <sub>7</sub>	OE
WE	P3 <sub>3</sub>	WE

## Functional Outline (parallel input/output mode)

In the parallel input/output mode, the 3803/3804 group allow the user to choose an operation mode between the read-only mode and the read/write mode (software command control mode) depending on the voltage applied to the VPP pin. When VPP = VPPL, the read-only mode is selected, and the user can choose one of three states (e.g., read, output disable, or standby) depending on inputs to the CE, OE, and WE pins. When VPP = VPPH, the read/write mode is selected, and the user can choose one of four states (e.g., read, output disable, standby, or write) depending on inputs to the CE, OE, and WE pins. Table 17 shows assignment states of control input and each state.

#### ● Read

The microcomputer enters the read state by driving the CE, and OE pins low and the WE pin high; and the contents of memory corresponding to the address to be input to address input pins (A<sub>0</sub>–A<sub>16</sub>) are output to the data input/output pins (D<sub>0</sub>–D<sub>7</sub>).

#### ● Output disable

The microcomputer enters the output disable state by driving the CE pin low and the WE and OE pins high; and the data input/output pins enter the floating state.

#### ● Standby

The microcomputer enters the standby state by driving the CE pin high. the 3803/3804 group is placed in a power-down state consuming only a minimum supply current. At this time, the data input/output pins enter the floating state.

#### ● Write

The microcomputer enters the write state by driving the VPP pin high (VPP = VPPH) and then the WE pin low when the CE pin is low and the OE pin is high. In this state, software commands can be input from the data input/output pins, and the user can choose program or erase operation depending on the contents of this software command.

**Table 17 Assignment states of control input and each state**

Mode	State	Pin				
		CE	OE	WE	VPP	Data I/O
Read-only	Read	VIL	VIL	VIH	VPPL	Output
	Output disable	VIL	VIH	VIH	VPPL	Floating
	Standby	VIH	×	×	VPPL	Floating
Read/Write	Read	VIL	VIL	VIH	VPPH	Output
	Output disable	VIL	VIH	VIH	VPPH	Floating
	Standby	VIH	×	×	VPPH	Floating
	Write	VIL	VIH	VIL	VPPH	Input

Note: × can be VIL or VIH.

**Table 18 Pin description (flash memory parallel I/O mode)**

Pin	Name	Input /Output	Functions
Vcc, Vss	Power supply	—	Supply 5 V $\pm$ 10 % to Vcc and 0 V to Vss.
CNVss	VPP input	Input	Supply 5 V $\pm$ 10 % in read-only mode, supply 11.7 V to 12.6 V in read/write mode.
RESET	Reset input	Input	Connect to Vss.
XIN	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.
XOUT	Clock output	Output	
AVss	Analog supply input	—	Connect to Vss.
VREF	Reference voltage input	Input	Connect to Vss.
P00–P07	Address input (A0–A7)	Input	Port P0 functions as 8-bit address input (A0–A7).
P10–P17	Address input (A8–A15)	Input	Port P1 functions as 8-bit address input (A8–A15).
P20–P27	Data I/O (D0–D7)	I/O	Function as 8-bit data's I/O pins (D0–D7).
P30–P37	Control signal input	Input	P37, P36 and P33 function as the OE, CE and WE input pins respectively. P31 functions as the A16 input pin. Connect P30 and P32 to Vss. Input "H" or "L" to P34, P35, or keep them open.
P40–P47	Input port P4	Input	Connect P44, P46 to Vss. Input "H" or "L" to P40 - P43, P45, P47, or keep them open.
P50–P57	Input port P5	Input	Input "H" or "L", or keep them open.
P60–P67	Input port P6	Input	Input "H" or "L", or keep them open.




Fig. 86 Pin connection when operating in parallel input/output mode (M38039FFFP/HP, M38049FFFP/HP)




Fig. 87 Pin connection when operating in parallel input/output mode (M38039FFSP, M38049FFSP)

### Read-only Mode

The microcomputer enters the read-only mode by applying V<sub>PPL</sub> to the V<sub>PP</sub> pin. In this mode, the user can input the address of a memory location to be read and the control signals at the timing

shown in Figure 88, and the M38039FF/M38049FF will output the contents of the user's specified address from data I/O pin to the external. In this mode, the user cannot perform any operation other than read.




Fig. 88 Read timing

### Read/Write Mode

The microcomputer enters the read/write mode by applying V<sub>PPH</sub> to the V<sub>PP</sub> pin. In this mode, the user must first input a software command to choose the operation (e. g., read, program, or erase) to be performed on the flash memory (this is called the first cycle), and then input the information necessary for execution of the command (e.g. address and data) and control signals (this is called the second cycle). When this is done, the M38039FF/M38049FF executes the specified operation.

Table 19 shows the software commands and the input/output information in the first and the second cycles. The input address is latched internally at the falling edge of the  $\overline{WE}$  input; software commands and other input data are latched internally at the rising edge of the  $\overline{WE}$  input.

The following explains each software command. Refer to Figures 89 to 91 for details about the signal input/output timings.

Table 19 Software command (Parallel input/output mode)

Symbol	First cycle		Second cycle	
	Address input	Data input	Address input	Data I/O
Read	x	00 <sub>16</sub>	Read address	Read data (Output)
Program	x	40 <sub>16</sub>	Program address	Program data (Input)
Program verify	x	C0 <sub>16</sub>	x	Verify data (Output)
Erase	x	20 <sub>16</sub>	x	20 <sub>16</sub> (Input)
Erase verify	Verify address	A0 <sub>16</sub>	x	Verify data (Output)
Reset	x	FF <sub>16</sub>	x	FF <sub>16</sub> (Input)
Device identification	x	90 <sub>16</sub>	ADI	DDI (Output)

**Note:** ADI = Device identification address : manufacturer's code 00000<sub>16</sub>, device code 00001<sub>16</sub>  
 DDI = Device identification data : manufacturer's code 1C<sub>16</sub>, device code D0<sub>16</sub>  
 X can be V<sub>IL</sub> or V<sub>IH</sub>.

● Read command

The microcomputer enters the read mode by inputting command code "0016" in the first cycle. The command code is latched into the internal command latch at the rising edge of the WE input. When the address of a memory location to be read is input in the second cycle, with control signals input at the timing shown in Figure 89, the M38039FF/M38049FF outputs the contents of the specified address from the data I/O pins to the external.

The read mode is retained until any other command is latched into the command latch. Consequently, once the M38039FF/M38049FF enters the read mode, the user can read out the successive memory contents simply by changing the input address and executing the second cycle only. Any command other than the read command must be input beginning from its command code over again each time the user execute it. The contents of the command latch immediately after power-on is 0016.




Fig. 89 Timings during reading



● Program command

The microcomputer enters the program mode by inputting command code “4016” in the first cycle. The command code is latched into the internal command latch at the rising edge of the WE input. When the address which indicates a program location and data is input in the second cycle, the M38039FF/M38049FF internally latches the address at the falling edge of the WE input and the data at the rising edge of the WE input. The M38039FF/M38049FF starts programming at the rising edge of the WE input in the second cycle and finishes programming within 10 μs as measured by its internal timer. Programming is performed in units of bytes.

**Note:** A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 92 for the programming flowchart.

● Program verify command

The microcomputer enters the program verify mode by inputting command code “C016” in the first cycle. This command is used to verify the programmed data after executing the program command. The command code is latched into the internal command latch at the rising edge of the WE input. When control signals are input in the second cycle at the timing shown in Figure 90, the M38039FF/M38049FF outputs the programmed address’s contents to the external. Since the address is internally latched when the program command is executed, there is no need to input it in the second cycle.




Fig. 90 Input/output timings during programming (Verify data is output at the same timing as for read.)

● Erase command

The erase command is executed by inputting command code 20<sub>16</sub> in the first cycle and command code 20<sub>16</sub> again in the second cycle. The command code is latched into the internal command latch at the rising edges of the  $\overline{WE}$  input in the first cycle and in the second cycle, respectively. The erase operation is initiated at the rising edge of the  $\overline{WE}$  input in the second cycle, and the memory contents are collectively erased within 9.5 ms as measured by the internal timer. Note that data 00<sub>16</sub> must be written to all memory locations before executing the erase command.

**Note:** An erase operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 92 for the erase flowchart.

● Erase verify command

The user must verify the contents of all addresses after completing the erase command. The microcomputer enters the erase verify mode by inputting the verify address and command code A0<sub>16</sub> in the first cycle. The address is internally latched at the falling edge of the  $\overline{WE}$  input, and the command code is internally latched at the rising edge of the  $\overline{WE}$  input. When control signals are input in the second cycle at the timing shown in Figure 91, the M38039FF/M38049FF outputs the contents of the specified address to the external.

**Note:** If any memory location where the contents have not been erased is found in the erase verify operation, execute the operation of “erase → erase verify” over again. In this case, however, the user does not need to write data 00<sub>16</sub> to memory locations before erasing.




Fig. 91 Input/output timings during erasing (Verify data is output at the same timing as for read.)

● **Reset command**

The reset command provides a means of stopping execution of the erase or program command safely. If the user inputs command code FF<sub>16</sub> in the second cycle after inputting the erase or program command in the first cycle and again input command code FF<sub>16</sub> in the third cycle, the erase or program command is disabled (i.e., reset), and the 3803/3804 group is placed in the read mode. If the reset command is executed, the contents of the memory does not change.

● **Device identification code command**

By inputting command code 90<sub>16</sub> in the first cycle, the user can read out the device identification code. The command code is latched into the internal command latch at the rising edge of the  $\overline{WE}$  input. At this time, the user can read out manufacture's code 1C<sub>16</sub> (i.e., MITSUBISHI) by inputting 00000<sub>16</sub> to the address input pins in the second cycle; the user can read out device code D0<sub>16</sub> (i. e., 1M-bit flash memory) by inputting 00001<sub>16</sub>.

These command and data codes are input/output at the same timing as for read.




Fig. 92 Programming/Erasing algorithm flow chart

**Table 20 DC ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 25 °C, V<sub>CC</sub> = 5 V ± 10 %, unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
ISB1	V <sub>CC</sub> supply current (at standby)	V <sub>CC</sub> = 5.5 V, $\overline{CE}$ = V <sub>IH</sub>			1	mA
ISB2		V <sub>CC</sub> = 5.5 V, $\overline{CE}$ = V <sub>CC</sub> ± 0.2 V			100	μA
ICC1	V <sub>CC</sub> supply current (at read)	V <sub>CC</sub> = 5.5 V, $\overline{CE}$ = V <sub>IL</sub> , t <sub>RC</sub> = 150 ns, I <sub>OUT</sub> = 0 mA			15	mA
ICC2	V <sub>CC</sub> supply current (at program)	V <sub>PP</sub> = V <sub>PPH</sub>			15	mA
ICC3	V <sub>CC</sub> supply current (at erase)	V <sub>PP</sub> = V <sub>PPH</sub>			15	mA
IPP1	V <sub>PP</sub> supply current (at read)	0 ≤ V <sub>PP</sub> ≤ V <sub>CC</sub>			10	μA
		V <sub>CC</sub> < V <sub>PP</sub> ≤ V <sub>CC</sub> + 1.0 V			100	μA
		V <sub>PP</sub> = V <sub>PPH</sub>			100	μA
IPP2	V <sub>PP</sub> supply current (at program)	V <sub>PP</sub> = V <sub>PPH</sub>			30	mA
IPP3	V <sub>PP</sub> supply current (at erase)	V <sub>PP</sub> = V <sub>PPH</sub>			30	mA
V <sub>IL</sub>	"L" input voltage		0		0.8	V
V <sub>IH</sub>	"H" input voltage		2.0		V <sub>CC</sub>	V
V <sub>OL</sub>	"L" output voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>OH1</sub>	"H" output voltage	I <sub>OH</sub> = -400 μA	2.4			V
V <sub>OH2</sub>		I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.4			V
V <sub>PP</sub> L	V <sub>PP</sub> supply voltage (read only)		V <sub>CC</sub>		V <sub>CC</sub> + 1.0	V
V <sub>PP</sub> H	V <sub>PP</sub> supply voltage (read/write)		11.7	12.0	12.6	V

**AC ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 25 °C, V<sub>CC</sub> = 5 V ± 10 %, unless otherwise noted)****Table 21 Read-only mode**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t <sub>RC</sub>	Read cycle time	150		ns
t <sub>a</sub> (AD)	Address access time		150	ns
t <sub>a</sub> ( $\overline{CE}$ )	$\overline{CE}$ access time		150	ns
t <sub>a</sub> ( $\overline{OE}$ )	$\overline{OE}$ access time		55	ns
t <sub>CLZ</sub>	Output enable time (after $\overline{CE}$ )	0		ns
t <sub>OLZ</sub>	Output enable time (after $\overline{OE}$ )	0		ns
t <sub>DF</sub>	Output floating time (after $\overline{OE}$ )		35	ns
t <sub>DH</sub>	Output valid time (after $\overline{CE}$ , $\overline{OE}$ , address)	0		ns
t <sub>WRR</sub>	Write recovery time (before read)	6		μs

**Table 22 Read/Write mode**

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t <sub>WC</sub>	Write cycle time	150		ns
t <sub>AS</sub>	Address set up time	0		ns
t <sub>AH</sub>	Address hold time	60		ns
t <sub>DS</sub>	Data setup time	50		ns
t <sub>DH</sub>	Data hold time	10		ns
t <sub>WRR</sub>	Write recovery time (before read)	6		μs
t <sub>RRW</sub>	Read recovery time (before write)	0		μs
t <sub>CS</sub>	$\overline{CE}$ setup time	20		ns
t <sub>CH</sub>	$\overline{CE}$ hold time	0		ns
t <sub>WP</sub>	Write pulse width	60		ns
t <sub>WPH</sub>	Write pulse waiting time	20		ns
t <sub>DP</sub>	Program time	10		μs
t <sub>DE</sub>	Erase time	9.5		ms
t <sub>VSC</sub>	V <sub>PP</sub> setup time	1		μs

**Note:** Read timing of Read/Write mode is same as Read-only mode.

**(2) Flash memory mode 2 (serial I/O mode)**

The flash memory version of the 3803/3804 group has a function to serially input/output the software commands, addresses, and data required for operation on the internal flash memory (e. g., read, program, and erase) using only a few pins. This is called the serial I/O (input/output) mode. This mode can be selected by driving the SDA (serial data input/output), SCLK (serial clock input ),

and  $\overline{OE}$  pins high after connecting wires as shown in Figures 93, 94 and powering on the VCC pin and then applying VPPH to the VPP pin.

In the serial I/O mode, the user can use six types of software commands: read, program, program verify, erase, erase verify and error check.

Serial input/output is accomplished synchronously with the clock, beginning from the LSB (LSB first).




Fig. 93 Pin connection when operating in serial I/O mode (M38039FFFP/HP, M38049FFFP/HP)




Fig. 94 Pin connection when operating in serial I/O mode (M38039FFSP, M38049FFSP)

**Table 23 Pin description (flash memory serial I/O mode)**

Pin	Name	Input /Output	Functions
Vcc, Vss	Power supply	—	Supply 5 V $\pm$ 10 % to Vcc and 0 V to Vss.
CNVss	VPP input	Input	Supply 11.7 V to 12.6 V.
RESET	Reset input	Input	Connect to Vss.
XIN	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.
XOUT	Clock output	Output	
AVss	Analog supply input	—	Connect to Vss.
VREF	Reference voltage input	Input	Input an arbitrary level between the range of Vss and Vcc.
P00–P07	Input port P0	Input	Input “H” or “L”, or keep them open.
P10–P17	Input port P1	Input	Input “H” or “L”, or keep them open.
P20–P27	Input port P2	Input	Input “H” or “L”, or keep them open.
P30–P36	Input port P3	Input	Input “H” or “L”, or keep them open.
P37	Control signal input	Input	OE input pin
P40–P43, P45	Input port P4	Input	Input “H” or “L” to P40 - P43, P45, or keep them open.
P44	SDA I/O	I/O	This pin is for serial data I/O.
P46	SCLK input	Input	This pin is for serial clock input.
P47	BUSY output	Output	This pin is for BUSY signal output.
P50–P57	Input port P5	Input	Input “H” or “L”, or keep them open.
P60–P67	Input port P6	Input	Input “H” or “L”, or keep them open.



### Functional Outline (serial I/O mode)

In the serial I/O mode, data is transferred synchronously with the clock using serial input/output. The input data is read from the SDA pin into the internal circuit synchronously with the rising edge of the serial clock pulse; the output data is output from the SDA pin synchronously with the falling edge of the serial clock pulse. Data is transferred in units of eight bits.

In the first transfer, the user inputs the command code. This is followed by address input and data input/output according to the contents of the command. Table 24 shows the software commands used in the serial I/O mode. The following explains each software command.


**Table 24 Software command (serial I/O mode)**

Command \ Number of transfers	First command code input	Second	Third	Fourth
Read	00 <sub>16</sub>	Read address L (Input)	Read address H (Input)	Read data (Output)
Program	40 <sub>16</sub>	Program address L (Input)	Program address H (Input)	Program data (Input)
Program verify	C0 <sub>16</sub>	Verify data (Output)	—————	—————
Erase	20 <sub>16</sub>	20 <sub>16</sub> (Input)	—————	—————
Erase verify	A0 <sub>16</sub>	Verify address L (Input)	Verify address H (Input)	Verify data (Output)
Error check	80 <sub>16</sub>	Error code (Output)	—————	—————

● **Read command**

Input command code 00<sub>16</sub> in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the OE pin low. When this is done, the 3803/3804 group reads out the contents of the specified address, and then latches it into

the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the read data that has been latched into the data latch is serially output from the SDA pin.



**Fig. 95 Timings during reading**

● Program command

Input command code 40<sub>16</sub> in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and then program data. Programming is initiated at the last rising edge of the serial clock during program data transfer. The BUSY pin is driven high during program operation. Programming is completed within 10 μs as measured by the internal timer, and the BUSY pin is pulled low.

**Note :** A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in the verification, the user must repeatedly execute the program command until the pass in the verification. Refer to Figure 92 for the programming flowchart.




Fig. 96 Timings during programming

● Program verify command

Input command code C0<sub>16</sub> in the first transfer. Proceed and drive the OE pin low. When this is done, the 3803/3804 group verify-reads the programmed address's contents, and then latches it into

the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the verify data that has been latched into the data latch is serially output from the SDA pin.




Fig. 97 Timings during program verify

● Erase command

Input command code 20<sub>16</sub> in the first transfer and command code 20<sub>16</sub> again in the second transfer. When this is done, the 3803/3804 group executes an erase command. Erase is initiated at the last rising edge of the serial clock. The BUSY pin is driven high during the erase operation. Erase is completed within 9.5 ms as measured by the internal timer, and the BUSY pin is pulled low. Note that data 00<sub>16</sub> must be written to all memory locations before

executing the erase command.

**Note:** A erase operation is not completed by executing the erase command once. Always be sure to execute a erase verify command after executing the erase command. When the failure is found in the verification, the user must repeatedly execute the erase command until the pass in the verification. Refer to Figure 92 for the erase flowchart.





Fig. 98 Timings at erasing

● Erase verify command

The user must verify the contents of all addresses after completing the erase command. Input command code A0<sub>16</sub> in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the OE pin low. When this is done, the 3803/3804 group reads out the contents of the specified address, and then latches it into the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin,

the verify data that has been latched into the data latch is serially output from the SDA pin.

**Note:** If any memory location where the contents have not been erased is found in the erase verify operation, execute the operation of “erase → erase verify” over again. In this case, however, the user does not need to write data 00<sub>16</sub> to memory locations before erasing.



**Note :** When outputting the verify data, the SDA pin is switched for output at the first falling edge of SCLK. The SDA pin is placed in the floating state during the period of th(C-E) after the last rising edge of SCLK (at the 8th bit).

Fig. 99 Timings during erase verify

● **Error check command**

Input command code 80<sub>16</sub> in the first transfer, and the 3803/3804 group outputs error information from the SDA pin, beginning at the next falling edge of the serial clock. If the LSB bit of the 8-bit error information is 1, it indicates that a command error has occurred. A command error means that some invalid commands other than commands shown in Table 24 has been input.

When a command error occurs, the serial communication circuit sets the corresponding flag and stops functioning to avoid an erroneous programming or erase. When being placed in this state, the serial communication circuit does not accept the subsequent serial clock and data (even including an error check command). Therefore, if the user wants to execute an error check command,

temporarily drop the VPP pin input to the VPPL level to terminate the serial input/output mode. Then, place the 3803/3804 group into the serial I/O mode back again. The serial communication circuit is reset by this operation and is ready to accept commands. The error flag alone is not cleared by this operation, so the user can examine the serial communication circuit's error conditions before reset. This examination is done by the first execution of an error check command after the reset. The error flag is cleared when the user has executed the error check command. Because the error flag is undefined immediately after power-on, always be sure to execute the error check command.




Fig. 100 Timings at error checking

**DC ELECTRICAL CHARACTERISTICS (Ta = 25 °C, VCC = 5 V ± 10 %, VPP = 11.7 V to 12.6 V, unless otherwise noted)**

ICC, IPP-relevant standards during read, program, and erase are the same as in the parallel input/output mode. VIH, VIL, VOH, VOL, IIH, and IIL for the SCLK, SDA, BUSY, OE pins conform to the microcomputer modes.

**Table 25 AC Electrical characteristics**

(Ta = 25 °C, VCC = 5 V ± 10 %, VPP = 11.7 V to 12.6 V, f(XIN) = 10 MHz, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tCH	Serial transmission interval	500 <sup>(Note 1)</sup>		ns
tCR	Read waiting time after transmission	500 <sup>(Note 1)</sup>		ns
tWR	Read pulse width	400 <sup>(Note 2)</sup>		ns
tRC	Transfer waiting time after read	500 <sup>(Note 1)</sup>		ns
tCRPV	Waiting time before program verify	6		µs
tWP	Programming time		10	µs
tPC	Transfer waiting time after programming	500 <sup>(Note 1)</sup>		ns
tCREV	Waiting time before erase verify	6		ns
tWE	Erase time		9.5	ns
tEC	Transfer waiting time after erase	500 <sup>(Note 1)</sup>		ns
tc(CK)	SCLK input cycle time	250		ns
tw(CKH)	SCLK high-level pulse width	100		ns
tw(CKL)	SCLK low-level pulse width	100		ns
tr(CK)	SCLK rise time	20		ns
tf(CK)	SCLK fall time	20		ns
td(C-Q)	SDA output delay time	0	90	ns
th(C-Q)	SDA output hold time	0		ns
th(C-E)	SDA output hold time (only the 8th bit)	150 <sup>(Note 3)</sup>	250 <sup>(Note 4)</sup>	ns
tsu(D-C)	SDA input set up time	30		ns
th(C-D)	SDA input hold time	90		ns

**Notes 1:** When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 1.

$$\text{Formula 1 : } \frac{5000}{f(XIN)} \times 10^6$$

**2:** When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 2.

$$\text{Formula 2 : } \frac{4000}{f(XIN)} \times 10^6$$


**3:** When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 3.

$$\text{Formula 3 : } \frac{1500}{f(XIN)} \times 10^6$$

**4:** When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 4

$$\text{Formula 4 : } \frac{2500}{f(XIN)} \times 10^6$$

**AC waveforms**



Test conditions for AC characteristics

• Output timing voltage : VOL = 0.8 V, VOH = 2.0 V

• Input timing voltage : VIL = 0.2 VCC, VIH = 0.8 VCC

### (3) Flash memory mode 3 (CPU reprogramming mode)

The 3803/3804 group has the CPU reprogramming mode where a built-in flash memory is handled by the central processing unit (CPU).

In CPU reprogramming mode, the flash memory is handled by writing and reading to/from the flash memory control register (see Figure 101) and the flash command register (see Figure 102).

The CNVSS pin is used as the VPP power supply pin in CPU reprogramming mode. It is necessary to apply the power-supply voltage of VPPH from the external to this pin.

Whether these operations have been completed or not is judged by checking this flag after each command of erase and the program is executed.

Bits 4, 5 of the flash memory control register are the erase/program area select bits. These bits specify an area where erase and program is operated. When the erase command is executed after an area is specified by these bits, only the specified area is erased. Only for the specified area, programming is enabled; for the other areas, programming is disabled.

Figure 103 shows the CPU mode register bit configuration in the CPU reprogramming mode.

### Functional Outline (CPU reprogramming mode)

Figure 101 shows the flash memory control register bit configuration. Figure 102 shows the flash command register bit configuration.

Bit 0 of the flash memory control register is the CPU reprogramming mode select bit. When this bit is set to "1" and VPPH is applied to the CNVSS/VPP pin, the CPU reprogramming mode is selected. Whether the CPU reprogramming mode is realized or not is judged by reading the CPU reprogramming mode monitor flag (bit 2 of the flash memory control register).

Bit 1 is a busy flag which becomes "1" during erase and program execution.




Fig. 101 Flash memory control register bit configuration

● CPU reprogramming mode operation procedure

The operation procedure in CPU reprogramming mode is described below.

< Beginning procedure >

- ① Apply 0 V to the CNVss/VPP pin for reset release.
- ② Set the CPU mode register (see Figure 103).
- ③ After CPU reprogramming mode control program is transferred to internal RAM, jump to this control program on RAM. (The following operations are controlled by this control program).
- ④ Set "1" to the CPU reprogramming mode select bit.
- ⑤ Apply VPPH to the CNVss/VPP pin.
- ⑥ Wait till CNVss/VPP pin becomes 12V.
- ⑦ Read the CPU reprogramming mode monitor flag to confirm whether the CPU reprogramming mode is valid.
- ⑧ The operation of the flash memory is executed by software-command-writing to the flash command register .

**Note:** The following are necessary other than this:

- Control for data which is input from the external (serial I/O etc.) and to be programmed to the flash memory
- Initial setting for ports etc.
- Writing to the watchdog timer




Fig. 102 Flash command register bit configuration

< Release procedure >

- ① Apply 0 V to the CNVss/VPP pin.
- ② Wait till CNVss/VPP pin becomes 0 V.
- ③ Set the CPU reprogramming mode select bit to "0."

Each software command is explained as follows.

● Read command

When "0016" is written to the flash command register, the 3803/3804 group enters the read mode. The contents of the corresponding address can be read by reading the flash memory (For instance, with the LDA instruction etc.) under this condition.

The read mode is maintained until another command code is written to the flash command register. Accordingly, after setting the read mode once, the contents of the flash memory can continuously be read.

After reset and after the reset command is executed, the read mode is set.




Fig. 103 CPU mode register bit configuration in CPU rewriting mode

#### ● Program command

When "40<sub>16</sub>" is written to the flash command register, the 3803/3804 group enters the program mode.

Subsequently to this, if the instruction (for instance, STA or LDM instruction) for writing byte data in the address to be programmed is executed, the control circuit of the flash memory executes the program. The erase/program busy flag of the flash memory control register is set to "1" when the program starts, and becomes "0" when the program is completed. Accordingly, after the write instruction is executed, CPU can recognize the completion of the program by polling this bit.

The programmed area must be specified beforehand by the erase/program area select bits.

During programming, watchdog timer stops with "FFFF<sub>16</sub>" set.

**Note:** A programming operation is not completed by executing the program command once. Always be sure to execute a program verify command after executing the program command. When the failure is found in this verification, the user must repeatedly execute the program command until the pass. Refer to Figure 104 for the flow chart of the programming.

#### ● Program verify command

When "C0<sub>16</sub>" is written to the flash command register, the 3803/3804 group enters the program verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified (i.e., previously programmed address), the contents which has been written to the address actually is read.

CPU compares this read data with data which has been written by the previous program command. In consequence of the comparison, if not agreeing, the operation of "program → program verify" must be executed again.

#### ● Erase command

When writing "20<sub>16</sub>" twice continuously to the flash command register, the flash memory control circuit performs erase to the area specified beforehand by the erase/program area select bits.

Erase/program busy flag of the flash memory control register becomes "1" when erase begins, and it becomes "0" when erase completes. Accordingly, CPU can recognize the completion of erase by polling this bit.

Data "00<sub>16</sub>" must be written to all areas to be erased by the program and the program verify commands before the erase command is executed.

During erasing, watchdog timer stops with "FFFF<sub>16</sub>" set.

**Note:** The erasing operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the failure is found in this verification, the user must repeatedly execute the erase command until the pass. Refer to Figure 104 for the erasing flowchart.

#### ● Erase verify command

When "A0<sub>16</sub>" is written to the flash command register, the 3803/3804 group enters the erase verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified, the contents of the address is read.

CPU must erase and verify to all erased areas in a unit of address.

If the address of which data is not "FF<sub>16</sub>" (i.e., data is not erased) is found, it is necessary to discontinue erasure verification there, and execute the operation of "erase → erase verify" again.

**Note:** By executing the operation of "erase → erase verify" again when the memory not erased is found. It is unnecessary to write data "00<sub>16</sub>" before erasing in this case.

#### ● Reset command

The reset command is a command to discontinue the program or erase command on the way. When "FF<sub>16</sub>" is written to the command register two times continuously after "40<sub>16</sub>" or "20<sub>16</sub>" is written to the flash command register, the program, or erase command becomes invalid (reset), and the 3803/3804 group enters the reset mode.

The contents of the memory does not change even if the reset command is executed.

### DC Electric Characteristics

**Note:** The characteristic concerning the flash memory part are the same as the characteristic of the parallel I/O mode.

### AC Electric Characteristics

**Note:** The characteristics are the same as the characteristic of the microcomputer mode.






Fig. 104 Flowchart of program/erase operation at CPU reprogramming mode

## NOTES ON PROGRAMMING

### Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

### Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

### Timers

If a value  $n$  (between 0 and 255) is written to a timer latch, the frequency division ratio is  $1/(n+1)$ .

### Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

### Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The instruction with the addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

### Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the  $\overline{\text{SRDY}}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{\text{SRDY}}$  output enable bit to "1."

Serial I/O continues to output the final bit from the TxD pin after transmission is completed. SOUT2 pin for serial I/O2 goes to high impedance after transfer is completed.

When in serial I/Os 1 and 3 (clock-synchronous mode) or in serial I/O2, an external clock is used as synchronous clock, write transmission data to the transmit buffer register or serial I/O2 register, during transfer clock is "H."

### A-D Converter

The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low.

Therefore, make sure that  $f(\text{XIN})$  is at least on 500 kHz during an A-D conversion.

Do not execute the STP instruction during an A-D conversion.

### D-A Converter

The accuracy of the D-A converter becomes rapidly poor under the  $V_{CC} = 4.0 \text{ V}$  or less condition; a supply voltage of  $V_{CC} \geq 4.0 \text{ V}$  is recommended. When a D-A converter is not used, set all values of D-A<sub>i</sub> conversion registers ( $i=1, 2$ ) to "0016."

### Instruction Execution Time

The instruction execution time is obtained by multiplying the period of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The period of the internal clock  $\phi$  is double of the XIN period in high-speed mode.

## NOTES ON USAGE

### Handling of Power Source Pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (VCC pin) and GND pin (VSS pin), and between power source pin (VCC pin) and analog power source input pin (AVSS pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.01  $\mu$ F–0.1  $\mu$ F is recommended.

### Flash Memory Version

The CNVSS pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (VPP pin) as well.

To improve the noise reduction, connect a track between CNVSS pin and VSS pin or VCC pin with 1 to 10 k $\Omega$  resistance.

The mask ROM version track of CNVSS pin has no operational interference even if it is connected to Vss pin or Vcc pin via a resistor.

### Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs

There are differences in electric characteristics, operation margin, noise immunity,

and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

### DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1.Mask ROM Confirmation Form \*
- 2.Mark Specification Form \*
- 3.Data to be written to ROM, in EPROM form (three identical copies)

\* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology" Homepage (<http://www.renesas.com/en/rom>).

## ELECTRICAL CHARACTERISTICS

### Absolute maximum ratings

Table 27 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Power source voltages		-0.3 to 6.5	V
V <sub>I</sub>	Input voltage P00–P07, P10–P17, P20–P27, P30, P31, P34–P37, P40–P47, P50–P57, P60–P67, VREF	All voltages are based on V <sub>SS</sub> . Output transistors are cut off.	-0.3 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage P32, P33		-0.3 to 5.8	V
V <sub>I</sub>	Input voltage RESET, XIN		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage CNV <sub>SS</sub> (Mask ROM version)		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage CNV <sub>SS</sub> (Flash memory version)		-0.3 to 13	V
V <sub>O</sub>	Output voltage P00–P07, P10–P17, P20–P27, P30, P31, P34–P37, P40–P47, P50–P57, P60–P67, XOUT		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage P32, P33		-0.3 to 5.8	V
P <sub>d</sub>	Power dissipation		T <sub>a</sub> = 25 °C	1000 ( <b>Note</b> )
T <sub>opr</sub>	Operating temperature		-20 to 85	°C
T <sub>stg</sub>	Storage temperature		-65 to 125	°C

**Note:** In flat package, this value is 300 mW.

## Recommended operating conditions

**Table 28 Recommended operating conditions**
**(V<sub>CC</sub> = 2.7 to 5.5 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)**

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
V <sub>CC</sub>	Power source voltage (Mask ROM version)	f(XIN) ≤ 8.4 MHz	2.7	5.0	5.5	V
		f(XIN) ≤ 12.5 MHz	4.0	5.0	5.5	
		f(XIN) ≤ 16.8 MHz	4.5	5.0	5.5	
V <sub>CC</sub>	Power source voltage (flash memory version)	f(XIN) ≤ 12.5 MHz	4.0	5.0	5.5	V
		f(XIN) ≤ 16.8 MHz	4.5	5.0	5.5	
V <sub>SS</sub>	Power source voltage			0		V
V <sub>REF</sub>	Analog reference voltage (when A-D converter is used)		2.0		V <sub>CC</sub>	V
	Analog reference voltage (when D-A converter is used)		2.7		V <sub>CC</sub>	V
AV <sub>SS</sub>	Analog power source voltage			0		V
V <sub>IA</sub>	Analog input voltage	AN0–AN15	AV <sub>SS</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	“H” input voltage	P00–P07, P10–P17, P20–P27, P30, P31, P34–P37, P40–P47, P50–P57, P60–P67	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	“H” input voltage	P32, P33	0.8V <sub>CC</sub>		5.5	V
V <sub>IH</sub>	“H” input voltage (when I <sup>2</sup> C-BUS input level is selected)	SDA, SCL	0.7V <sub>CC</sub>		5.5	V
V <sub>IH</sub>	“H” input voltage (when SMBUS input level is selected)	SDA, SCL	1.4		5.5	V
V <sub>IH</sub>	“H” input voltage	RESET, XIN, XCIN, CNV <sub>SS</sub>	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	“L” input voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67	0		0.2V <sub>CC</sub>	V
V <sub>IL</sub>	“L” input voltage (when I <sup>2</sup> C-BUS input level is selected)	SDA, SCL	0		0.3V <sub>CC</sub>	V
V <sub>IL</sub>	“L” input voltage (when SMBUS input level is selected)	SDA, SCL	0		0.6	V
V <sub>IL</sub>	“L” input voltage	RESET, CNV <sub>SS</sub>			0.2V <sub>CC</sub>	V
V <sub>IL</sub>	“L” input voltage	XIN, XCIN			0.16V <sub>CC</sub>	V

**Table 29 Recommended operating conditions**  
**(V<sub>CC</sub> = 2.7 to 5.5 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)**

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
ΣIOH(peak)	"H" total peak output current	P00–P07, P10–P17, P20–P27, P30, P31, P34–P37 (Note 1)			-80	mA
ΣIOH(peak)	"H" total peak output current	P40–P47, P50–P57, P60–P67 (Note 1)			-80	mA
ΣIOL(peak)	"L" total peak output current	P00–P07, P10–P17, P30–P37 (Note 1)			80	mA
ΣIOL(peak)	"L" total peak output current	P20–P27 (Note 1)			80	mA
ΣIOL(peak)	"L" total peak output current	P40–P47, P50–P57, P60–P67 (Note 1)			80	mA
ΣIOH(avg)	"H" total average output current	P00–P07, P10–P17, P20–P27, P30, P31, P34–P37 (Note 1)			-40	mA
ΣIOH(avg)	"H" total average output current	P40–P47, P50–P57, P60–P67 (Note 1)			-40	mA
ΣIOL(avg)	"L" total average output current	P00–P07, P10–P17, P30–P37 (Note 1)			40	mA
ΣIOL(avg)	"L" total average output current	P20–P27 (Note 1)			40	mA
ΣIOL(avg)	"L" total average output current	P40–P47, P50–P57, P60–P67 (Note 1)			40	mA
IOH(peak)	"H" peak output current	P00–P07, P10–P17, P20–P27, P30, P31, P34–P37, P40–P47, P50–P57, P60–P67 (Note 2)			-10	mA
IOL(peak)	"L" peak output current	P00–P07, P10–P17, P30–P37, P40–P47, P50–P57, P60–P67 (Note 2)			10	mA
IOL(peak)	"L" peak output current	P20–P27 (Note 2)			20	mA
IOH(avg)	"H" average output current	P00–P07, P10–P17, P20–P27, P30, P31, P34–P37, P40–P47, P50–P57, P60–P67 (Note 3)			-5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P17, P30–P37, P40–P47, P50–P57, P60–P67 (Note 3)			5	mA
IOL(avg)	"L" average output current	P20–P27 (Note 3)			10	mA
f(X <sub>IN</sub> )	Main clock input oscillation frequency (Note 4)	V <sub>CC</sub> = 4.5–5.5 V			16.8	MHz
		V <sub>CC</sub> = 4.0–4.5 V			8.6V <sub>CC</sub> -21.9	MHz
		V <sub>CC</sub> = 2.7–4.0 V			$\frac{41}{13}V_{CC}-\frac{3}{26}$	MHz
f(X <sub>CIN</sub> )	Sub-clock input oscillation frequency (Notes 4, 5)			32.768	50	kHz

**Notes 1:** The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

**2:** The peak output current is the peak current flowing in each port.

**3:** The average output current IOL(avg), IOH(avg) are average value measured over 100 ms.

**4:** When the oscillation frequency has a duty cycle of 50%.

**5:** When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(X<sub>CIN</sub>) < f(X<sub>IN</sub>)/3.

## Electrical characteristics

**Table 30 Electrical characteristics**

 (V<sub>CC</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V <sub>OH</sub>	"H" output voltage P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67 ( <b>Note 1</b> )	I <sub>OH</sub> = -10 mA V <sub>CC</sub> = 4.0-5.5 V	V <sub>CC</sub> -2.0			V
		I <sub>OH</sub> = -1.0 mA V <sub>CC</sub> = 2.7-5.5 V	V <sub>CC</sub> -1.0			V
V <sub>OL</sub>	"L" output voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	I <sub>OL</sub> = 10 mA V <sub>CC</sub> = 4.0-5.5 V			2.0	V
		I <sub>OL</sub> = 1.6 mA V <sub>CC</sub> = 2.7-5.5 V			0.4	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis CNTR0, CNTR1, CNTR2, INT0-INT4			0.4		V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis RxD1, SCLK1, SIN2, SCLK2, RxD3, SCLK3			0.5		V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis $\overline{\text{RESET}}$			0.5		V
I <sub>IH</sub>	"H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	V <sub>I</sub> = V <sub>CC</sub> (Pin floating. Pull-up transistors "off")			5.0	μA
I <sub>IH</sub>	"H" input current $\overline{\text{RESET}}$ , CNV <sub>SS</sub>	V <sub>I</sub> = V <sub>CC</sub>			5.0	μA
I <sub>IH</sub>	"H" input current X <sub>IN</sub>	V <sub>I</sub> = V <sub>CC</sub>		4		μA
I <sub>IL</sub>	"L" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	V <sub>I</sub> = V <sub>SS</sub> (Pin floating. Pull-up transistors "off")			-5.0	μA
I <sub>IL</sub>	"L" input current $\overline{\text{RESET}}$ , CNV <sub>SS</sub>	V <sub>I</sub> = V <sub>SS</sub>			-5.0	μA
I <sub>IL</sub>	"L" input current X <sub>IN</sub>	V <sub>I</sub> = V <sub>SS</sub>		-4		μA
I <sub>IL</sub>	"L" input current (at Pull-up) P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67	V <sub>I</sub> = V <sub>SS</sub> V <sub>CC</sub> = 5.0 V	-80	-210	-420	μA
		V <sub>I</sub> = V <sub>SS</sub> V <sub>CC</sub> = 3.0 V	-30	-70	-140	μA
VRAM	RAM hold voltage	When clock stopped	2.0		5.5	V

**Note 1:** P35 is measured when the P35/TxD3 P-channel output disable bit of the UART3 control register (bit 4 of address 003316) is "0".  
P45 is measured when the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".

**Table 31 Electrical characteristics (flash memory version)**  
**(V<sub>CC</sub> = 4.0 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
I <sub>CC</sub>	Power source current	High-speed mode f(X <sub>IN</sub> ) = 16.8 MHz f(XC <sub>IN</sub> ) = 32.768 kHz Output transistors "off"		12	22	mA	
		High-speed mode f(X <sub>IN</sub> ) = 12.5 MHz f(XC <sub>IN</sub> ) = 32.768 kHz Output transistors "off"		10	18	mA	
		High-speed mode f(X <sub>IN</sub> ) = 8.4 MHz f(XC <sub>IN</sub> ) = 32.768 kHz Output transistors "off"		7	13.5	mA	
		High-speed mode f(X <sub>IN</sub> ) = 16.8 MHz (in WIT state) f(XC <sub>IN</sub> ) = 32.768 kHz Output transistors "off"		3.5	6	mA	
		Low-speed mode f(X <sub>IN</sub> ) = stopped f(XC <sub>IN</sub> ) = 32.768 kHz Output transistors "off"		60	200	μA	
		Low-speed mode f(X <sub>IN</sub> ) = stopped f(XC <sub>IN</sub> ) = 32.768 kHz (in WIT state) Output transistors "off"		30	60	μA	
		Middle-speed mode f(X <sub>IN</sub> ) = 16.8 MHz f(XC <sub>IN</sub> ) = stopped Output transistors "off"		6	12	mA	
		Middle-speed mode f(X <sub>IN</sub> ) = 16.8 MHz (in WIT state) f(XC <sub>IN</sub> ) = stopped Output transistors "off"		3	5.5	mA	
		Increment when A-D conversion is executed f(X <sub>IN</sub> ) = 16.8 MHz		500		μA	
		All oscillation stopped (in STP state) Output transistors "off"	T <sub>a</sub> = 25 °C		0.1	1.0	μA
			T <sub>a</sub> = 85 °C			10	μA



**Table 32 Electrical characteristics (mask ROM version)****(V<sub>CC</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
I <sub>CC</sub>	Power source current	High-speed mode f(X <sub>IN</sub> ) = 16.8 MHz f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		8	15	mA	
		High-speed mode f(X <sub>IN</sub> ) = 12.5 MHz f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		6.5	12	mA	
		High-speed mode f(X <sub>IN</sub> ) = 8.4 MHz f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		5	9	mA	
		High-speed mode f(X <sub>IN</sub> ) = 16.8 MHz (in WIT state) f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		2	3.6	mA	
		Low-speed mode f(X <sub>IN</sub> ) = stopped f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		55	200	μA	
		Low-speed mode f(X <sub>IN</sub> ) = stopped f(X <sub>CIN</sub> ) = 32.768 kHz (in WIT state) Output transistors "off"		40	70	μA	
		Low-speed mode (V <sub>CC</sub> = 3 V) f(X <sub>IN</sub> ) = stopped f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		15	40	μA	
		Low-speed mode (V <sub>CC</sub> = 3 V) f(X <sub>IN</sub> ) = stopped f(X <sub>CIN</sub> ) = 32.768 kHz (in WIT state) Output transistors "off"		8	15	μA	
		Middle-speed mode f(X <sub>IN</sub> ) = 16.8 MHz f(X <sub>CIN</sub> ) = stopped Output transistors "off"		4	7	mA	
		Middle-speed mode f(X <sub>IN</sub> ) = 16.8 MHz (in WIT state) f(X <sub>CIN</sub> ) = stopped Output transistors "off"		1.8	3.3	mA	
		Increment when A-D conversion is executed f(X <sub>IN</sub> ) = 16.8 MHz		500		μA	
		All oscillation stopped (in STP state) Output transistors "off"	T <sub>a</sub> = 25 °C		0.1	1.0	μA
			T <sub>a</sub> = 85 °C			10	μA

## A-D converter characteristics

**Table 33 A-D converter characteristics (1)**

( $V_{CC} = 2.7$  to  $5.5$  V,  $V_{REF} = 2.0$  V to  $V_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted)

**10-bit A-D mode (when conversion mode selection bit (bit 7 of address 003816) is "0")**

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
–	Resolution					10	bit
–	Absolute accuracy (excluding quantization error)		$V_{CC} = V_{REF} = 5.0$ V			$\pm 4$	LSB
tCONV	Conversion time					61	$2t_c(X_{IN})$
RLADDER	Ladder resistor			12	35	100	k $\Omega$
IVREF	Reference power source input current	at A-D converter operated	$V_{REF} = 5.0$ V	50	150	200	$\mu$ A
		at A-D converter stopped	$V_{REF} = 5.0$ V			5	$\mu$ A
II(AD)	A-D port input current					5.0	$\mu$ A

**Table 34 A-D converter characteristics (2)**

( $V_{CC} = 2.7$  to  $5.5$  V,  $V_{REF} = 2.0$  V to  $V_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted)

**8-bit A-D mode (when conversion mode selection bit (bit 7 of address 003816) is "1")**

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
–	Resolution					8	bit
–	Absolute accuracy (excluding quantization error)		$V_{CC} = V_{REF} = 5.0$ V			$\pm 2$	LSB
tCONV	Conversion time					50	$2t_c(X_{IN})$
RLADDER	Ladder resistor			12	35	100	k $\Omega$
IVREF	Reference power source input current	at A-D converter operated	$V_{REF} = 5.0$ V	50	150	200	$\mu$ A
		at A-D converter stopped	$V_{REF} = 5.0$ V			5	$\mu$ A
II(AD)	A-D port input current					5.0	$\mu$ A

## D-A converter characteristics

**Table 35 D-A converter characteristics**

( $V_{CC} = 2.7$  to  $5.5$  V,  $V_{REF} = 2.7$  V to  $V_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20$  to  $85$  °C, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
–	Resolution					8	Bits
–	Absolute accuracy	$4.0 \leq V_{REF} \leq 5.5$ V				1.0	%
		$2.7 \leq V_{REF} < 4.0$ V				2.5	%
tsu	Setting time					3	$\mu$ s
RO	Output resistor			2	3.5	5	k $\Omega$
IVREF	Reference power source input current ( <b>Note 1</b> )					3.2	mA

**Note 1:** Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016".

## Timing requirements and switching characteristics

**Table 36 Timing requirements (1)**

 (V<sub>CC</sub> = 4.0 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	16			XIN cycle
tc(XIN)	Main clock input cycle time (V <sub>CC</sub> = 4.5–5.5 V)	59.5			ns
	Main clock input cycle time (V <sub>CC</sub> = 4.0–4.5 V)	$\frac{10000}{86V_{CC}-219}$			ns
twh(XIN)	Main clock input "H" pulse width (V <sub>CC</sub> = 4.5–5.5 V)	25			ns
	Main clock input "H" pulse width (V <sub>CC</sub> = 4.0–4.5 V)	$\frac{4000}{86V_{CC}-219}$			ns
twl(XIN)	Main clock input "L" pulse width (V <sub>CC</sub> = 4.5–5.5 V)	25			ns
	Main clock input "L" pulse width (V <sub>CC</sub> = 4.0–4.5 V)	$\frac{4000}{86V_{CC}-219}$			ns
tc(XCIN)	Sub-clock input cycle time	20			μs
twh(XCIN)	Sub-clock input "H" pulse width	5			μs
twl(XCIN)	Sub-clock input "L" pulse width	5			μs
tc(CNTR)	CNTR <sub>0</sub> –CNTR <sub>2</sub> input cycle time	200			ns
twh(CNTR)	CNTR <sub>0</sub> –CNTR <sub>2</sub> input "H" pulse width	80			ns
twl(CNTR)	CNTR <sub>0</sub> –CNTR <sub>2</sub> input "L" pulse width	80			ns
twh(INT)	INT <sub>00</sub> , INT <sub>01</sub> , INT <sub>1</sub> , INT <sub>2</sub> , INT <sub>3</sub> , INT <sub>40</sub> , INT <sub>41</sub> input "H" pulse width	80			ns
twl(INT)	INT <sub>00</sub> , INT <sub>01</sub> , INT <sub>1</sub> , INT <sub>2</sub> , INT <sub>3</sub> , INT <sub>40</sub> , INT <sub>41</sub> input "L" pulse width	80			ns
tc(SCLK1), tc(SCLK3)	Serial I/O1, serial I/O3 clock input cycle time <b>(Note)</b>	800			ns
twh(SCLK1), twh(SCLK3)	Serial I/O1, serial I/O3 clock input "H" pulse width <b>(Note)</b>	370			ns
twl(SCLK1), twl(SCLK3)	Serial I/O1, serial I/O3 clock input "L" pulse width <b>(Note)</b>	370			ns
tsu(RxD1-SCLK1), tsu(RxD3-SCLK3)	Serial I/O1, serial I/O3 input setup time	220			ns
th(SCLK1-RxD1), th(SCLK3-RxD3)	Serial I/O1, serial I/O3 input hold time	100			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	1000			ns
twh(SCLK2)	Serial I/O2 clock input "H" pulse width	400			ns
twl(SCLK2)	Serial I/O2 clock input "L" pulse width	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input setup time	200			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns

**Note :** When bit 6 of address 001A<sub>16</sub> and bit 6 of address 0032<sub>16</sub> are "1" (clock synchronous).  
Divide this value by four when bit 6 of address 001A<sub>16</sub> and bit 6 of address 0032<sub>16</sub> are "0" (UART).

**Table 37 Timing requirements (2)**  
**(V<sub>CC</sub> = 2.7 to 4.0 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = –20 to 85 °C, unless otherwise noted)**

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	16			XIN cycle
tc(XIN)	Main clock input cycle time	$\frac{26 \times 10^3}{82V_{CC}-3}$			ns
tWH(XIN)	Main clock input "H" pulse width	$\frac{10000}{82V_{CC}-3}$			ns
tWL(XIN)	Main clock input "L" pulse width	$\frac{10000}{82V_{CC}-3}$			ns
tc(XCIN)	Sub-clock input cycle time	20			μs
tWH(XCIN)	Sub-clock input "H" pulse width	5			μs
tWL(XCIN)	Sub-clock input "L" pulse width	5			μs
tc(CNTR)	CNTR0–CNTR2 input cycle time	500			ns
tWH(CNTR)	CNTR0–CNTR2 input "H" pulse width	230			ns
tWL(CNTR)	CNTR0–CNTR2 input "L" pulse width	230			ns
tWH(INT)	INT00, INT01, INT1, INT2, INT3, INT40, INT41 input "H" pulse width	230			ns
tWL(INT)	INT00, INT01, INT1, INT2, INT3, INT40, INT41 input "L" pulse width	230			ns
tc(SCLK1), tc(SCLK3)	Serial I/O1, serial I/O3 clock input cycle time <b>(Note)</b>	2000			ns
tWH(SCLK1), tWH(SCLK3)	Serial I/O1, serial I/O3 clock input "H" pulse width <b>(Note)</b>	950			ns
tWL(SCLK1), tWL(SCLK3)	Serial I/O1, serial I/O3 clock input "L" pulse width <b>(Note)</b>	950			ns
tsu(RxD1-SCLK1), tsu(RxD3-SCLK3)	Serial I/O1, serial I/O3 input setup time	400			ns
th(SCLK1-RxD1), th(SCLK3-RxD3)	Serial I/O1, serial I/O3 input hold time	200			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	2000			ns
tWH(SCLK2)	Serial I/O2 clock input "H" pulse width	950			ns
tWL(SCLK2)	Serial I/O2 clock input "L" pulse width	950			ns
tsu(SIN2-SCLK2)	Serial I/O2 input setup time	400			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	300			ns

**Note :** When bit 6 of address 001A16 is "1" (clock synchronous).  
 Divide this value by four when bit 6 of address 001A16 is "0" (UART).

**Table 38 Switching characteristics 1**(V<sub>CC</sub> = 4.0 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t <sub>WH</sub> (SCLK1), t <sub>WH</sub> (SCLK3)	Serial I/O1, serial I/O3 clock output "H" pulse width	Fig. 105	t <sub>c</sub> (SCLK1)/2-30 t <sub>c</sub> (SCLK3)/2-30			ns
t <sub>WL</sub> (SCLK1), t <sub>WL</sub> (SCLK3)	Serial I/O1, serial I/O3 clock output "L" pulse width		t <sub>c</sub> (SCLK1)/2-30 t <sub>c</sub> (SCLK3)/2-30			ns
t <sub>d</sub> (SCLK1-TxD1) , t <sub>d</sub> (SCLK3-TxD3)	Serial I/O1, serial I/O3 output delay time ( <b>Note 1</b> )				140	ns
t <sub>v</sub> (SCLK1-TxD1) , t <sub>v</sub> (SCLK3-TxD3)	Serial I/O1, serial I/O3 output valid time ( <b>Note 1</b> )		-30			ns
t <sub>r</sub> (SCLK1) , t <sub>r</sub> (SCLK3)	Serial I/O1, serial I/O3 clock output rising time				30	ns
t <sub>f</sub> (SCLK1), t <sub>f</sub> (SCLK3)	Serial I/O1, serial I/O3 clock output falling time				30	ns
t <sub>WH</sub> (SCLK2)	Serial I/O2 clock output "H" pulse width		t <sub>c</sub> (SCLK2)/2-160			ns
t <sub>WL</sub> (SCLK2)	Serial I/O2 clock output "L" pulse width		t <sub>c</sub> (SCLK2)/2-160			ns
t <sub>d</sub> (SCLK2-SOUT2)	Serial I/O2 output delay time				200	ns
t <sub>v</sub> (SCLK2-SOUT2)	Serial I/O2 output valid time		0			ns
t <sub>f</sub> (SCLK2)	Serial I/O2 clock output falling time				30	ns
t <sub>r</sub> (CMOS)	CMOS output rising time ( <b>Note 2</b> )			10	30	ns
t <sub>f</sub> (CMOS)	CMOS output falling time ( <b>Note 2</b> )			10	30	ns

**Notes 1:** When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".

When the P35/TxD3 P-channel output disable bit of the UART3 control register (bit 4 of address 003316) is "0".

**2:** The XOUT pin is excluded.**Table 39 Switching characteristics 2**(V<sub>CC</sub> = 2.7 to 4.0 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t <sub>WH</sub> (SCLK1), t <sub>WH</sub> (SCLK3)	Serial I/O1, serial I/O3 clock output "H" pulse width	Fig. 105	t <sub>c</sub> (SCLK1)/2-50 t <sub>c</sub> (SCLK3)/2-50			ns
t <sub>WL</sub> (SCLK1), t <sub>WL</sub> (SCLK3)	Serial I/O1, serial I/O3 clock output "L" pulse width		t <sub>c</sub> (SCLK1)/2-50 t <sub>c</sub> (SCLK3)/2-50			ns
t <sub>d</sub> (SCLK1-TxD1) , t <sub>d</sub> (SCLK3-TxD3)	Serial I/O1, serial I/O3 output delay time ( <b>Note 1</b> )				350	ns
t <sub>v</sub> (SCLK1-TxD1) , t <sub>v</sub> (SCLK3-TxD3)	Serial I/O1, serial I/O3 output valid time ( <b>Note 1</b> )		-30			ns
t <sub>r</sub> (SCLK1) , t <sub>r</sub> (SCLK3)	Serial I/O1, serial I/O3 clock output rising time				50	ns
t <sub>f</sub> (SCLK1), t <sub>f</sub> (SCLK3)	Serial I/O1, serial I/O3 clock output falling time				50	ns
t <sub>WH</sub> (SCLK2)	Serial I/O2 clock output "H" pulse width		t <sub>c</sub> (SCLK2)/2-240			ns
t <sub>WL</sub> (SCLK2)	Serial I/O2 clock output "L" pulse width		t <sub>c</sub> (SCLK2)/2-240			ns
t <sub>d</sub> (SCLK2-SOUT2)	Serial I/O2 output delay time				400	ns
t <sub>v</sub> (SCLK2-SOUT2)	Serial I/O2 output valid time		0			ns
t <sub>f</sub> (SCLK2)	Serial I/O2 clock output falling time				50	ns
t <sub>r</sub> (CMOS)	CMOS output rising time ( <b>Note 2</b> )			20	50	ns
t <sub>f</sub> (CMOS)	CMOS output falling time ( <b>Note 2</b> )			20	50	ns

**Notes 1:** When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".

When the P35/TxD3 P-channel output disable bit of the UART3 control register (bit 4 of address 003316) is "0".

**2:** The XOUT pin is excluded.




Fig. 105 Circuit for measuring output switching characteristics (1)




Fig. 106 Circuit for measuring output switching characteristics (2)





Fig. 107 Timing diagram (in single-chip mode)

**Table 40 Multi-master I<sup>2</sup>C-BUS bus line characteristics**

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	Hold time for START condition	4.0		0.6		μs
tLOW	Hold time for SCL clock = "0"	4.7		1.3		μs
tR	Rising time of both SCL and SDA signals		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	Hold time for SCL clock = "1"	4.0		0.6		μs
tF	Falling time of both SCL and SDA signals		300	20+0.1Cb	300	ns
tSU;DAT	Data setup time	250		100		ns
tSU;STA	Setup time for repeated START condition	4.7		0.6		μs
tSU;STO	Setup time for STOP condition	4.0		0.6		μs

**Note:** C<sub>b</sub> = total capacitance of 1 bus line





**Fig. 108 Timing diagram of multi-master I<sup>2</sup>C-BUS**



**PACKAGE OUTLINE**  
**64P6N-A**

Plastic 64pin 14X14mm body QFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
QFP64-P-1414-0.80	-	1.11	Alloy 42





Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	3.05
A1	0	0.1	0.2
A2	-	2.8	-
b	0.3	0.35	0.45
c	0.13	0.15	0.2
D	13.8	14.0	14.2
E	13.8	14.0	14.2
e	-	0.8	-
HD	16.5	16.8	17.1
HE	16.5	16.8	17.1
L	0.4	0.6	0.8
L1	-	1.4	-
y	-	-	0.1
theta	0°	-	10°
b2	-	0.5	-
l2	1.3	-	-
MD	-	14.6	-
ME	-	14.6	-

**64P6Q-A** (MMP)

Plastic 64pin 10X10mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP64-P-1010-0.50	-	-	Cu Alloy




Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	9.9	10.0	10.1
E	9.9	10.0	10.1
e	-	0.5	-
Hd	11.8	12.0	12.2
HE	11.8	12.0	12.2
L	0.3	0.5	0.7
L1	-	1.0	-
Lp	0.45	0.6	0.75
A3	-	0.25	-
x	-	-	0.08
y	-	-	0.1
theta	0°	-	10°
b2	-	0.225	-
l2	1.0	-	-
MD	-	10.4	-
ME	-	10.4	-

**64P4B**

**Plastic 64pin 750mil SDIP**

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SDIP64-P-750-1.78	-	7.9	Alloy 42



REVISION HISTORY

3803/3804 GROUP DATA SHEET

Rev.	Date	Description	
		Page	Summary
0.1	03/15/99		First Edition; Only including overview The issue including all information will be released in April.
1.0	05/25/99		Functional descriptions are added.
2.0	09/09/99	All pages 9 10 34 52 60 63 66 67 68 69 75 76 77 82 86 117	<p>“PRELIMINARY Notice: This is...” eliminated.</p> <p>Product names are added into Figure 8.</p> <p>Product names are added into Table 3.</p> <p>Explanation of “Timer divider” of “8-bit Timers” is revised.</p> <p>Explanation of Note 7 is revised.</p> <p>Explanation of Note 7 is revised.</p> <p>Explanation of “A-D CONVERTER” is revised.</p> <p>Explanations of Figure 56 are partly revised.</p> <p>Explanations of “Watchdog Timer Initial Value” and “Watchdog Timer Operations” are revised.</p> <p>Explanations of Figure 60 are partly revised.</p> <p>Explanation of “MULTI-MASTER I<sup>2</sup>C-BUS INTERFACE” is revised.</p> <p>Explanation of Note eliminated.</p> <p>Explanations of Figure 62 are partly revised.</p> <p>Explanations of “I<sup>2</sup>C Data Shift Register” and “I<sup>2</sup>C Address Registers 0 to 2” are revised.</p> <p>Explanation of Bit 5 of “I<sup>2</sup>C Clock Control Register” is revised.</p> <p>Value of “Setup time” and “Hold time” into Table 13 are revised.</p> <p>Explanation of Bit 5 of “I<sup>2</sup>C Special Mode Status Register” is added.</p> <p>Note is added into Figure 73.</p> <p>Explanation of Bit 1 of “I<sup>2</sup>C Special Mode Control Register” is added.</p> <p>Explanation of Bit 6 of “I<sup>2</sup>C Special Mode Control Register” is revised.</p> <p>Note is added into Figure 74.</p> <p>Register Contents of (21) into Figure 78 is revised.</p> <p>Explanations of Figure 82 are partly revised.</p> <p>Note 2 into Figure 82 is revised.</p> <p>Table 28 is revised for only flash memory version.</p> <p>Table 29 is added.</p>
3.0	06/28/00	1 1 1 1 9 11-13 14	<p>“●Minimum instruction execution time” of “FEATURES” is revised.</p> <p>“●Memory size” of “FEATURES” is revised.</p> <p>“&lt;Flash memory mode&gt;” of “FEATURES” is revised.</p> <p>“■Notes” of “FEATURES” is revised.</p> <p>Figure 8 is partly revised.</p> <p>Explanations of “CENTRAL PROCESSING UNIT (CPU)” are added.</p> <p>Explanation of bit 3 of “CPU mode register” is revised.</p>

REVISION HISTORY

3803/3804 GROUP DATA SHEET

Rev.	Date	Description	
		Page	Summary
3.0	06/28/00	21	(7) into Figure 16 is partly revised.
		22	(14) into Figure 17 is partly revised.
		24	(7) into Figure 19 is partly revised.
		25	(14) into Figure 20 is partly revised.
		37	Explanations of "Timer divider" are partly eliminated.
		37	"●Prescaler 12" is added.
		37	Explanations of "Timer 1 and Timer 2" are partly eliminated.
		37	"Prescaler X and prescaler Y" is added.
		37	Explanations of "Timer X and Timer Y" are partly eliminated.
		37	Explanations of "●Mode selection" and "●Explanation of operation" of "(1) Timer mode" of "Timer X and Timer Y" are partly eliminated.
		37	"●Count source selection" and "●Interrupt" of "(1) Timer mode" of "Timer X and Timer Y" are eliminated.
		37	"●Count source selection" and "●Interrupt" of "(2) Pulse output mode" of "Timer X and Timer Y" are eliminated.
		37	Explanations of "●Explanation of operation" of "(2) Pulse output mode" of "Timer X and Timer Y" are partly added.
		37	Explanations of "■Precautions" of "(2) Pulse output mode" of "Timer X and Timer Y" are partly eliminated.
		38	Explanations of "●Mode selection" and "●Explanation of operation" of "(3) Event counter mode" of "Timer X and Timer Y" are revised.
		38	"●Interrupt" of "(3) Event counter mode" of "Timer X and Timer Y" are eliminated.
		38	"■Precautions" of "(3) Event counter mode" of "Timer X and Timer Y" are added.
		38	"●Count source selection" of "(4) Pulse width measurement mode" of "Timer X and Timer Y" are eliminated.
		38	Explanations of "●Explanation of operation" of "(4) Pulse width measurement mode" of "Timer X and Timer Y" are partly eliminated.
		38	Explanations of "■Precautions" of "(4) Pulse width measurement mode" of "Timer X and Timer Y" are revised.
39	Bit name into Figure 29 is partly added.		
42	Explanations of "●Mode selection" of "(1) Timer mode" of "●16-bit Timers" are partly added.		
42	Explanations of "●Explanation of operation" of "(1) Timer mode" of "●16-bit Timers" are partly eliminated.		
42	Explanations of "●Mode selection" of "(3) Pulse output mode" of "●16-bit Timers" are partly added.		
43	Explanations of "●Mode selection" of "(4) Pulse period measurement mode" of "●16-bit Timers" are partly added.		

REVISION HISTORY

3803/3804 GROUP DATA SHEET

Rev.	Date	Description	
		Page	Summary
3.0	06/28/00	43	Explanations of “●Mode selection” of “(5) Pulse width measurement mode” of “●16-bit Timers” are partly added.
		44	Explanations of “●Mode selection” of “(6) Programmable waveform generating mode” of “●16-bit Timers” are partly added.
		44	Explanations of “●Mode selection” of “(7) Programmable one-shot generating mode” of “●16-bit Timers” are partly added.
		45	Figure 32 is partly revised.
		46	Note into Figure 33 is added.
		55	Explanations of “7. Transmit interrupt request when transmit enable bit is set” are revised.
		63	Explanations of “7. Transmit interrupt request when transmit enable bit is set” are revised.
		68	Explanations of “D-A CONVERTER” are partly eliminated.
		70	Figure 64 is partly revised.
		71	Explanations of “[I <sup>2</sup> C Slave Address Registers 0 to 2 (S0D0 to S0D2)]” are partly added.
		74	Explanations of “●Bit 3: Arbitration lost detecting flag (AL)” of “[I <sup>2</sup> C Status Register (S1)]” are partly added.
		75	Explanations of “●Bit 7: Communication mode specification bit (master/slave specification bit: MST)” of “[I <sup>2</sup> C Status Register (S1)]” are partly revised.
		78	“●Bit 7: Data receive mode at Stop/Low-speed mode bit (STR)” of “[I <sup>2</sup> C START/STOP Condition Control Register (S2D)]” is eliminated.
		78	Explanations of b7 into Figure 74 are revised.
		79	“●Bit 4: Time out flag (TIOUT)” of “[I <sup>2</sup> C Special Mode Status Register (S3)]” is eliminated.
		79	Figure 75 is partly revised.
		80	“●Bit 0: I <sup>2</sup> C time out control bit (TOEN)” is eliminated.
		80	“●Bit 4: Time out flag clear bit (TOFCL)” is eliminated.
		80	Figure 76 is partly revised.
		80	Note into Figure 76 is added.
		84	Explanations of “RESET CIRCUIT” are partly revised.
		110	Explanations of “Functional Outline (CPU reprogramming mode)” of “(3) Flash memory mode 3 (CPU reprogramming mode)” are partly eliminated.
		111	Explanations of b3, b1, b0 into Figure 103 are partly revised.
114	Explanations of “Instruction Execution Time” are partly revised.		
121	Table 31 is partly eliminated.		
122	Limits of RO into Table 34 are revised.		
123	Limits and unit of $t_w(\overline{\text{RESET}})$ into Table 35 are revised.		
123	Symbol of $t_h(\text{S}_{\text{CLK3}}\text{--RxD3})$ into Table 35 is revised.		

REVISION HISTORY

3803/3804 GROUP DATA SHEET

Rev.	Date	Description	
		Page	Summary
3.0	06/28/00	124	Limits and unit of $t_w(\overline{\text{RESET}})$ into Table 36 are revised.
		125	Limits of $t_{WH}(\text{SCLK1})$ , $t_{WH}(\text{SCLK3})$ into Tables 37 and 38 are partly added.
4.0	05/15/02	9	Figure 8 is partly revised.
		15	Sub-sub clause name of "●Middle-speed mode automatic switch by program" is partly eliminated.
		21	Figure 16 is partly revised.
		22	Figure 17 is partly revised.
		23	Figure 18 is partly revised.
		24	Figure 19 is partly revised.
		25	Figure 20 is partly revised.
		26	Figure 21 is partly revised.
		31	Explanations of "■Notes" are revised.
		42	Explanations of "●16-bit Timers" are partly revised.
		43	Explanations of "●Explanation of operation" of "(4) Pulse period measurement mode" are revised.
		43	Explanations of "●Explanation of operation" of "(5) Pulse width measurement mode" are revised.
		44	Explanations of "●Explanation of operation" of "(7) Programmable one-shot generating mode" are partly revised.
		54	Explanations of "●Note" of "2.1 Stop of transmission operation" are partly added.
		54	Explanations of "●Note 1 (only transmission operation is stopped)" of "2.3 Stop of transmit/receive operation" are partly added.
		55	Explanations of "5. Data transmission control with referring to transmit shift register completion flag" are partly added.
		56	Figure 46 is partly revised.
		62	Explanations of "●Note" of "2.1 Stop of transmission operation" are partly added.
		62	Explanations of "●Note 1 (only transmission operation is stopped)" of "2.2 Stop of transmit/receive operation" are partly added.
		63	Explanations of "5. Data transmission control with referring to transmit shift register completion flag" are partly added.
70	Explanations of "MULTI-MASTER I <sup>2</sup> C-BUS INTERFACE" are partly revised.		
71	Explanations of "[I <sup>2</sup> C Data Shift Register (S0)]" are partly revised.		
76	Explanations of "START Condition Generating Method" are partly revised.		
77	Table 14 is partly revised.		
78	Table 15 is partly revised.		
83	Explanations of "2" of "(2) Start condition generating procedure using multi-master" are partly revised.		
87	Explanations of "CLOCK GENERATING CIRCUIT" are partly revised.		
87	Explanations of "■Note" of "(2) Wait mode" are partly added.		
89	Figure 84 is partly revised.		
91	Explanations of "(1) Flash memory mode 1 (parallel I/O mode)" are partly revised.		
91	Table 16 is partly revised.		
93	Figure 86 is partly revised.		
94	Figure 87 is partly revised.		
95	Explanations of "Read-only Mode" are partly revised.		
95	Explanations of "Read/Write Mode" are partly revised.		
96	Explanations of "●Read command" are partly revised.		
97	Explanations of "●Program command" are partly revised.		
97	Explanations of "●Program verify command" are partly revised.		
98	Explanations of "●Erase verify command" are partly revised.		

REVISION HISTORY

3803/3804 GROUP DATA SHEET

Rev.	Date	Description	
		Page	Summary
4.0	05/15/02	101 101 101 101 102 103 115  115 116 117 117 129	Limits of t <sub>RC</sub> into Table 21 are revised. Limits of t <sub>a</sub> (AD) into Table 21 are revised. Limits of t <sub>a</sub> (CE) into Table 21 are revised. Limits of t <sub>a</sub> (OE) into Table 21 are revised. Figure 93 is partly revised. Figure 94 is partly revised. "Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs" is added. Explanations of "DATA REQUIRED FOR MASK ORDERS" are partly added. Explanations of "Note" into Table 27 are partly revised. VCC into Table 28 are partly added. Parameter of V <sub>IH</sub> into Table 28 is partly revised. 64P6Q-A package outline is partly revised.
4.01	Nov. 14, 2003	6 7 13 19 20 31 73 87 89 93 94 102 103 122	Table 1 is partly revised. Table 2 is partly revised. Explanations of "[Processor status register (PS)]" are partly revised. Table 6 is partly revised. Table 7 is partly revised. Explanations of "■Notes" are partly revised. Figure 67 is partly revised. Explanations of "(2) Wait mode" is partly revised. Figure 84 is partly revised. Figure 86 is partly revised. Figure 87 is partly revised. Figure 93 is partly revised. Figure 94 is partly revised. Table 35 is partly revised.

**Keep safety first in your circuit designs!**

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

**Notes regarding these materials**

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
  2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
  6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.
- 



<http://www.renesas.com>

