

4524 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0091-0200Z Rev.2.00 2004.07.27

DESCRIPTION

The 4524 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with main clock selection function, serial I/O, four 8-bit timers (each timer has one or two reload registers), 10-bit A/D converter, interrupts, and LCD control circuit.

The various microcomputers in the 4524 Group include variations of the built-in memory size as shown in the table below.

FEATURES

Minimum instruction execution time	0.5 μ s
(at 6 MHz oscillation frequency, in high-speed t	hrough-mode)
Supply voltage	
Marala DOM assertant	0.04- 5.54

Mask ROM version 2.0 to 5.5 V (It depends on oscillation frequency and operation mode)

Timers

Tillicis	
Timer 1	8-bit timer with a reload register
Timer 2	8-bit timer with a reload register
Timer 3	8-bit timer with a reload register
Timer 4 8-k	oit timer with two reload registers
Timer 5 16-b	it timer (fixed dividing frequency)

●Interrupt9	sources
●Key-on wakeup function pins	10
 ■ LCD control circuit 	
Segment output	20
Common output	4
● Serial I/O	8-bit X 1
● A/D converter10-bit successive approximation	n method
● Voltage drop detection circuit (Reset)T	yp. 3.5 V

Watchdog timer

Clock generating circuit

Main clock

(ceramic resonator/RC oscillation/internal on-chip oscillator) Sub-clock

(quartz-crystal oscillation)

● LED drive directly enabled (port D)


APPLICATION

Household appliance, consumer electronics, office automation equipment


Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34524M8-XXXFP	8192 words	512 words	64P6N-A	Mask ROM
M34524MC-XXXFP	12288 words	512 words	64P6N-A	Mask ROM
M34524EDFP (Note)	16384 words	512 words	64P6N-A	One Time PROM

Note: Shipped in blank.

PIN CONFIGURATION



Pin configuration (top view) (4524 Group)



PERFORMANCE OVERVIEW

	Paramete	r	Function				
Number of bas	Number of basic instructions		159				
Minimum instruction execution time		cution time	$0.5 \mu s$ (at 6 MHz oscillation frequency, in high-speed through mode)				
Memory sizes	ROM	M34524M8	8192 words X 10 bits				
		M34524MC	12288 words X 10 bits				
		M34524ED	16384 words X 10 bits				
	RAM		512 words X 4 bits (including LCD display RAM 20 words X 4 bits)				
Input/Output ports	D0-D7	I/O	Eight independent I/O ports. Input is examined by skip decision. The output structure can be switched by software. Ports D4, D5, D6 and D7 are also used as SIN, SOUT, SCK and CNTR0 pin.				
	D8, D9	Output	Two independent output ports. Ports D ₈ and D ₉ are also used as INT0 and INT1, respectively.				
	P00-P03	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software.				
	P10-P13	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software.				
	P20-P23	I/O	4-bit I/O port; Ports P20–P23 are also used as AIN0–AIN3, respectively.				
	P30-P33	I/O	4-bit I/O port; Ports P30–P33 are also used as AIN4–AIN7, respectively.				
	P40-P43	I/O	4-bit I/O port; The output structure can be switched by software.				
	С	Output	1-bit output; Port C is also used as CNTR1 pin.				
Timers	Timer 1		8-bit programmable timer with a reload register and has an event counter.				
	Timer 2		8-bit programmable timer with a reload register.				
	Timer 3		8-bit programmable timer with a reload register and has an event counter.				
	Timer 4		8-bit programmable timer with two reload registers.				
	Timer 5		16-bit timer, fixed dividing frequency				
A/D converter			10-bit X 1, 8-bit comparator is equipped.				
Serial I/O			8-bit X 1				
LCD control	Selective	bias value	1/2, 1/3 bias				
circuit	Selective	duty value	2, 3, 4 duty				
	Common	output	4				
	Segment	output	20				
	Internal re		2r X 3, 2r X 2, r X 3, r X 2 (they can be switched by software.)				
Interrupt	Sources		9 (two for external, five for timer, A/D, serial I/O)				
	Nesting		1 level				
Subroutine nesting			8 levels				
Device structure			CMOS silicon gate				
Package			64-pin plastic molded QFP (64P6N)				
Operating temperature range		ange	−20 °C to 85 °C				
Supply	Mask ROM version		2 to 5.5 V (It depends on the operation source clock, operation mode and oscillation frequency.)				
voltage	One Time	PROM version	2.5 to 5.5 V (It depends on the operation source clock, operation mode and oscillation frequency.)				
Power	Active mo	de	2.8 mA (Ta=25°C, VDD = 5 V, f(XIN) = 6 MHz, f(XCIN) = 32 kHz, f(STCK) = f(XIN))				
dissipation	Clock ope	rating mode	20 μA (Ta=25°C, VDD = 5 V, f(Xcin) = 32 kHz)				
	At RAM b	ack-up	$0.1 \mu\text{A} (\text{Ta}=25^{\circ}\text{C},\text{VDD}=5\text{V})$				



PIN DESCRIPTION

PIN DESC	RIPTION			
Pin	Name	Input/Output	Function	
VDD	Power supply	_	Connected to a plus power supply.	
Vss	Ground	_	Connected to a 0 V power supply.	
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.	
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.	
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.	
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them.	
Xout	Main clock output	Output	When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.	
XCIN	Sub-clock input	Input	I/O pins of the sub-clock generating circuit. Connect a 32 kHz quartz-crystal oscillator	
XCOUT	Sub-clock output	Output	between pins XCIN and XCOUT. A feedback resistor is built-in between them.	
D0-D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D4–D7 is also used as SIN, SOUT, SCK and CNTR0 pin.	
D8, D9	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is N-channel open-drain. Ports D8 and D9 are also used as INT0 pin and INT1 pin, respectively.	
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.	
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channe open-drain or CMOS by software. For input use, set the latch of the specified bit t "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function an a pull-up function. Both functions can be switched by software.	
P20-P23	I/O port P2	I/O	Port P2 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P20–P23 are also used as AINO–AIN3, respectively.	
P30-P33	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30–P33 are also used as AIN4–AIN7, respectively.	
P40-P43	I/O port P4	I/O	Port P4 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain.	
Port C	Output port C	Output	1-bit output port. The output structure is CMOS. Port C is also used as CNTR1 pin.	
COM ₀ – COM ₃	Common output	Output	LCD common output pins. Pins COMo and COM1 are used at 1/2 duty, pins COMo-COM2 are used at 1/3 duty and pins COMo-COM3 are used at 1/4 duty.	
SEG0-SEG19	Segment output	Output	LCD segment output pins. SEG0-SEG2 pins are used as VLC3-VLC1 pins, respectively.	
VLC3-VLC1	LCD power supply	_	LCD power supply pins. When the internal resistor is used, VDD pin is connected to VLc3 pin (if luminance adjustment is required, VDD pin is connected to VLC3 pin through a resistor). When the external power supply is used, apply the voltage $0 \le VLC1 \le VLC2 \le VLC3 \le VDD$. VLC3–VLC1 pins are used as SEG0–SEG2 pins, respectively.	
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D7 and C, respectively.	
INT0, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup function which can be switched by software. INT0 pin and INT1 pin are also used as Ports D8 and D9, respectively.	
AIN0-AIN7	Analog input	Input	A/D converter analog input pins. AIN0–AIN7 are also used as ports P20–P23 and P30–P33, respectively.	
Sck	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. SCK pin is also used as port D6.	
	Serial I/O data output	Output	Serial I/O data output pin. Sout pin is also used as port D5.	
Sout	Seriai i/O data dutput	Catput	Condition data output pin. Coor pin is also asca as port 25.	



MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D4	SIN	SIN	D4	С	CNTR1	CNTR1	С
D ₅	Sout	Sout	D5	P20	AIN0	AIN0	P20
D6	Sck	Sck	D6	P21	AIN1	AIN1	P21
D7	CNTR0	CNTR0	D7	P22	AIN2	AIN2	P22
D8	INT0	INT0	D8	P23	AIN3	AIN3	P23
D9	INT1	INT1	D9	P30	AIN4	AIN4	P30
VLC3	SEG0	SEG ₀	VLC3	P31	AIN5	AIN5	P31
VLC2	SEG1	SEG1	VLC2	P32	AIN6	AIN6	P32
VLC1	SEG2	SEG ₂	VLC1	P33	AIN7	AIN7	P33

Notes 1: Pins except above have just single function.

- 2: The output of D8 and D9 can be used even when INT0 and INT1 are selected.
- 3: The input of ports D4-D6 can be used even when SIN, SOUT and SCK are selected.
- 4: The input/output of D7 can be used even when CNTR0 (input) is selected.
- 5: The input of D7 can be used even when CNTR0 (output) is selected.
- 6: The port C "H" output function can be used even when CNTR1 (output) is selected.

DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal
- Clock (f(XCIN)) by the external quartz-crystal oscillation

System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the

Table Selection of system clock

	Register MR		gister MR System clock		Operation mode	
MR ₃	MR2	MR1	MR ₀			
0	0	0	0	f(STCK) = f(XIN) or f(RING)	High-speed through mode	
		×	1	f(STCK) = f(XCIN)	Low-speed through mode	
0	1	0	0	f(STCK) = f(XIN)/2 or f(RING)/2	High-speed frequency divided by 2 mode	
		×	1	f(STCK) = f(XCIN)/2	Low-speed frequency divided by 2 mode	
1	0	0	0	f(STCK) = f(XIN)/4 or f(RING)/4	High-speed frequency divided by 4 mode	
		×	1	f(STCK) = f(XCIN)/4	Low-speed frequency divided by 4 mode	
1	1	0	0	f(STCK) = f(XIN)/8 or f(RING)/8	High-speed frequency divided by 8 mode	
		X	1	f(STCK) = f(XCIN)/8	Low-speed frequency divided by 8 mode	

X: 0 or 1

Note: The f(RING)/8 is selected after system is released from reset.



PORT FUNCTION

<u> </u>	FUNCTION	Innut		1/0	Control	0 (1	1	
Port	Pin	Input	Output structure	I/O	Control	Control	Remark	
		Output		unit	instructions	registers	. toman	
Port D	D0-D3, D4/SIN,	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection	
	D5/SOUT, D6/SCK,	(8)	CMOS		SZD	J1	function (programmable)	
	D7/CNTR0				CLD	W6		
	D8/INT0, D9/INT1	Output	N-channel open-drain			I1, I2	Key-on wakeup function	
		(2)				K2	(programmable)	
Port P0	P00-P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up	
		(4)	CMOS		IAP0	PU0	functions and key-on wakeup	
						K0	functions (programmable)	
Port P1	P10-P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up	
		(4)	CMOS		IAP1	PU1	functions and key-on wakeup	
						K1	functions (programmable)	
Port P2	P20/AIN0-P23/AIN3	I/O	N-channel open-drain	4	OP2A	Q2		
		(4)			IAP2			
Port P3	P30/AIN4-P33/AIN7	I/O	N-channel open-drain	4	OP3A	Q3		
		(4)			IAP3			
Port P4	P40-P43	I/O	N-channel open-drain/	4	OP4A	FR3	Output structure selection	
		(4)	CMOS		IAP4		function (programmable)	
Port C	C/CNTR1	Output	CMOS	1	RCP	W4		
		(1)			SCP			



CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition
XIN	Connect to Vss.	Internal oscillator is selected (CMCK and CRCK instructions are not executed.)
		(Note 1)
		Sub-clock input is selected for system clock (MR0=1). (Note 2)
Хоит	Open.	Internal oscillator is selected (CMCK and CRCK instructions are not executed.)
		(Note 1)
		RC oscillator is selected (CRCK instruction is executed)
		External clock input is selected for main clock (CMCK instruction is executed).
		(Note 3)
		Sub-clock input is selected for system clock (MR0=1). (Note 2)
XCIN	Connect to Vss.	Sub-clock is not used.
Хсоит	Open.	Sub-clock is not used.
D0-D3	Open.	
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 4)
D4/SIN	Open.	SIN pin is not selected.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D5/SOUT	Open.	
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D6/SCK	Open.	SCK pin is not selected.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D7/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D8/INT0	Open.	"0" is set to output latch.
	Connect to Vss.	
D9/INT1	Open.	"0" is set to output latch.
	Connect to Vss.	
C/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.
P00-P03	Open.	The key-on wakeup function is not selected. (Note 4)
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5)
		The pull-up function is not selected. (Note 4)
		The key-on wakeup function is not selected. (Note 4)
P10–P13	Open.	The key-on wakeup function is not selected. (Note 4)
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5)
		The pull-up function is not selected. (Note 4)
		The key-on wakeup function is not selected. (Note 4)
P20/AIN0-	Open.	
P23/AIN3	Connect to Vss.	
P30/AIN4-	Open.	
P33/AIN7	Connect to Vss.	
P40-P43	Open.	
	Connect to Vss.	N-channel open-drain is selected for the output structure. (Note 5)
СОМо-СОМз	Open.	
VLC3/SEG0	Open.	SEGo pin is selected.
VLC2/SEG1	Open.	SEG1 pin is selected.
VLC1/SEG2	Open.	SEG2 pin is selected.
SEG3-SEG19	Open.	

Notes 1: When the CMCK and CRCK instructions are not executed, the internal oscillation (on-chip oscillator) is selected for main clock.


- 2: When sub-clock (XCIN) input is selected (MR0 = 1) for the system clock by setting "1" to bit 1 (MR1) of clock control register MR, main clock is stopped.
- 3: Select the ceramic resonance by executing the CMCK instruction to use the external clock input for the main clock.
- 4: Be sure to select the output structure of ports D0-D3 and P40-P43 and the pull-up function and key-on wakeup function of P00-P03 and P10-P13 with every one port. Set the corresponding bits of registers for each port.
- 5: Be sure to select the output structure of ports P00–P03 and P10–P13 with every two ports. If only one of the two pins is used, leave another one open.

(Note when connecting to Vss and VDD)


• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.




PORT BLOCK DIAGRAMS




Port block diagram (1)




Port block diagram (2)







Port block diagram (4)




Port block diagram (5)



Port block diagram (6)



Port block diagram (7)



Port block diagram (8)

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both An instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 lev-

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.


Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.



Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the **BM** instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34524ED.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34524M8	8192 words	64 (0 to 63)
M34524MC	12288 words	96 (0 to 95)
M34524ED	16384 words	128 (0 to 127)

Note: Data in pages 64 to 127 can be referred with the TABP p instruction after the SBK instruction is executed.

Data in pages 0 to 63 can be referred with the TABP p instruction after the RBK instruction is executed.

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34524ED




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). RAM includes the area for LCD.

When writing "1" to a bit corresponding to displayed segment, the segment is turned on.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

Register Z of data pointer is undefined after system is released

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34524M8	512 words X 4 bits (2048 bits)
M34524MC	512 words X 4 bits (2048 bits)
M34524ED	512 words X 4 bits (2048 bits)

RAM 512 words X 4 bits (2048 bits)

	Register Z					()				1								
	Register X	0	1	2	3		12	13	14	15	0	1	2		11	12	13	14	15
	0																		
	1																		
	2																		
	3																		
	4																		
	5																		
>-	6																		
iter	7																		
Register Y	8															0	8	16	
۳	9															1	9	17	
	10															2	10	18	
	11															3	11	19	
	12															4	12		
	13															5	13		
	14															6	14		
	15															7	15		

Note: The numbers in the shaded area indicate the corresponding segment output pin numbers.

Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set to "1" when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until it is cleared to "0" by the interrupt occurrence or the skip instruction.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set to "1" when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Tubic o III	terrupt sources		
Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1
6	Timer 5 interrupt	Timer 5 underflow	Address A in page 1
7	A/D interrupt	Completion of A/D conversion	Address C in page 1
8	Timer 4 interrupt or Serial I/O interrupt (Note)	Timer 4 underflow or completion of serial I/O transmit/ receive	Address E in page 1

Note: Timer 4 interrupt or serial I/O interrupt can be selected by the timer 4, serial I/O interrupt source selection bit (I30).

Table 4 Interrupt request flag, interrupt enable bit and skip in-

Interrupt name	Interrupt request flag	Skip instruction	Interrupt nable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 5 interrupt	T5F	SNZT5	V21
A/D interrupt	ADF	SNZAD	V22
Timer 4 interrupt	T4F	SNZT4	V23
Serial I/O interrupt	SIOF	SNZSI	V23

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC) An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE) INTE flag is cleared to "0" so that interrupts are disabled.
- · Interrupt request flag Only the request flag for the current interrupt source is cleared to "O."
- Data pointer, carry flag, skip flag, registers A and B The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

(6) Interrupt control registers

- Interrupt control register V1 Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.
- Interrupt control register V2 The timer 3, timer 5, A/D, Timer 4 and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

• Interrupt control register I3

The timer 4, serial I/O interrupt source selection bit is assigned to register I3. Set the contents of this register through register A with the TI3A instruction. The TAI3 instruction can be used to transfer the contents of register I3 to register A.

Table 6 Interrupt control registers

Table 6 II	iterrupt control registers				D 444		
	Interrupt control register V1	at	reset: 00002	at power down: 00002	R/W		
	interrupt control register v i	ai	16361.00002	at power down : 00002	TAV1/TV1A		
V13	Timer 2 interrupt enable bit	0	Interrupt disabled ((SNZT2 instruction is valid)			
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid) (Note	2)		
V12	V12 Timer 1 interrupt enable bit		Interrupt disabled (SNZT1 instruction is valid)				
V 12	Timer i interrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid) (Note	e 2)		
V11	External 1 interrupt enable bit	0	Interrupt disabled	(SNZ1 instruction is valid)			
VII	External i interrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid) (Note	2)		
V/10	V10 External 0 interrupt enable bit		Interrupt disabled (SNZ0 instruction is valid)				
V 10			Interrupt enabled (SNZ0 instruction is invalid) (Note	2)		

	Interrupt control register V2	at	reset : 00002	at power down : 00002	R/W TAV2/TV2A		
\/Oo	V23 Timer 4, serial I/O interrupt enable bit (Note 3)		Interrupt disabled (SNZT4, SNZSI instruction is valid)				
V23			Interrupt enabled (SNZT4, SNZSI instruction is invalid) (Note 2)				
\/0-	V22 A/D interrupt enable bit		Interrupt disabled (SNZAD instruction is valid)				
V22	A/D interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid) (Note	2)		
\/O.	Timer 5 interrupt enable bit	0	Interrupt disabled (SNZT5 instruction is valid)				
V21	Timer 5 interrupt enable bit	1	Interrupt enabled (SNZT5 instruction is invalid) (Note 2)				
\/0-	Vo. Timor 2 interment analyte hit		0 Interrupt disabled (SNZT3 instruction is valid)				
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid) (Note 2)				

Interrupt control register I3		at reset : 02		at power down : state retained	R/W TAI3/TI3A
130	Timer 4, serial I/O interrupt source selection	0	Timer 4 interrupt va	alid, serial I/O interrupt invalid	
130	bit	1	Serial I/O interrupt	valid, timer 4 interrupt invalid	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10-V13, V20-V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the machine cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles when the interrupt conditions are satisfied on execution of two-cycle instructions or three-cycle instructions. (Refer to Figure 16).



^{2:} These instructions are equivalent to the NOP instruction.

^{3:} Select the timer 4 interrupt or serial I/O interrupt by the timer 4, serial I/O interrupt source selection bit (I3o).




Fig. 16 Interrupt sequence

EXTERNAL INTERRUPTS

The 4524 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	D8/INT0	When the next waveform is input to D8/INT0 pin	l11
		 Falling waveform ("H"→"L") 	l12
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	
External 1 interrupt	D9/INT1	When the next waveform is input to D9/INT1 pin	I21
		 Falling waveform ("H"→"L") 	I22
		 Rising waveform ("L"→"H") 	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to D8/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to D8/INT0 pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
- ① Set the bit 3 of register I1 to "1" for the INTO pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- 4 Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ⑤ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D8/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to D9/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction

- External 1 interrupt activated condition
- External 1 interrupt activated condition is satisfied when a valid waveform is input to D9/INT1 pin.
- The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.
- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I2.
- ③ Clear the EXF1 flag to "0" with the SNZ1 instruction.
- 4 Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
- ⑤ Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the D9/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.



(3) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

• Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 8 External interrupt control register

	Interrupt control register I1	at reset : 00002		at power down : state retained	R/W TAI1/TI1A		
l13	INT0 pin input control bit (Note 2)	0	INT0 pin input disa	abled			
113	in 10 pin input control bit (Note 2)	1	INT0 pin input ena	bled			
	Interrupt valid waveform for INT0 pin/		Falling waveform/"	L" level ("L" level is recognized with	the SNZI0		
112			instruction)				
112	return level selection bit (Note 2)	4	Rising waveform/"H" level ("H" level is recognized with the SNZI0				
		'	instruction)				
I1 1	INT0 pin edge detection circuit control bit	0	One-sided edge de	etected			
'''	in 10 pin eage detection circuit control bit	1	Both edges detected	ed			
110	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	t synchronous circuit not selected			
110	circuit selection bit	1	Timer 1 count start	t synchronous circuit selected			

·	Interrupt control register I2	at	reset: 00002	at power down : state retained	R/W TAI2/TI2A		
120	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	abled			
I2 3	INT I pin input control bit (Note 2)	1	INT1 pin input ena	bled			
122	Interrupt valid waveform for INT1 pin/		Falling waveform/"L" level ("L" level is recognized with the SNZI instruction)				
122	return level selection bit (Note 2)	1	Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI1		
124	INT1 pip odgo detection circuit central hit	0	One-sided edge de	etected			
l21	INT1 pin edge detection circuit control bit	1	Both edges detect	ed			
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected			
120	circuit selection bit	1	Timer 3 count start	t synchronous circuit selected			

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} When the contents of these bits (I12, I13, I22 and I23) are changed, the external interrupt request flag (EXF0, EXF1) may be set.

(4) Notes on External 0 interrupts

- ① Note [1] on bit 3 of register I1
 - When the input of the INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the D8/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18①) and then, change the bit 3 of register I1.
 - In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 183).




Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared, the power down function is selected and the input of INT0 pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled, invalidate the key-on wakeup function of INT0 pin (register K20 = "0") before system goes into the power down mode. (refer to Figure 1911).

```
ΙΑ
             ; (XXX02)
TK2A
              ; INT0 key-on wakeup invalid ..... ①
DI
EPOF
POF2
             ; RAM back-up
   X: these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

- 3 Note on bit 2 of register I1
- When the interrupt valid waveform of the D8/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the D8/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1.
 - In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 202).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 203).




Fig. 20 External 0 interrupt program example-3

(5) Notes on External 1 interrupts

- ① Note [1] on bit 3 of register I2
 - When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.
- Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register 12 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21①) and then, change the bit 3 of register I2.
 - In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 213).




Fig. 21 External 1 interrupt program example-1

- 2 Note [2] on bit 3 of register I2
 - When the bit 3 of register I2 is cleared, the power down function is selected and the input of INT1 pin is disabled, be careful about the following notes.
- When the input of INT1 pin is disabled, invalidate the key-on wakeup function of INT1 pin (register K22 = "0") before system goes into the power down mode. (refer to Figure 221).

```
:
LA
             ; (X0XX2)
TK2A
             ; INT1 key-on wakeup invalid ..... ①
DΙ
EPOF
POF2
             ; RAM back-up
   :
   X: these bits are not used here.
```

Fig. 22 External 1 interrupt program example-2

- 3 Note on bit 2 of register I2
- When the interrupt valid waveform of the D9/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.
- Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register 12 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23①) and then, change the bit 2 of register I2.
 - In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 233).




Fig. 23 External 1 interrupt program example-3

TIMERS

The 4524 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

• Fixed dividing frequency timer The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 24 Auto-reload function

The 4524 Group timer consists of the following circuits.

- Prescaler: 8-bit programmable timer
- Timer 1: 8-bit programmable timer
- Timer 2: 8-bit programmable timer
- Timer 3: 8-bit programmable timer
- Timer 4: 8-bit programmable timer
- . Timer 5: 16-bit fixed dividing frequency timer
- Timer LC: 4-bit programmable timer
- · Watchdog timer: 16-bit fixed dividing frequency timer (Timers 1, 2, 3, 4 and 5 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, 4, 5 and LC can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.



Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable binary down counter	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3, 4 and LC count sources	PA
Timer 1	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W2
	(link to INT0 input)	Timer 5 underflow		Timer 1 interrupt	
		(T5UDF)		·	
		CNTR0 input			
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	
		Timer 1 underflow		Timer 2 interrupt	
		(T1UDF)			
		PWM output (PWMOUT)			
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3
	binary down counter	Prescaler output (ORCLK)		Timer 3 interrupt	
	(link to INT1 input)	Timer 2 underflow			
		(T2UDF)			
		CNTR1 input			
Timer 4	8-bit programmable	XIN input	1 to 256	Timer 2, 3 count source	W4
	binary down counter	Prescaler output (ORCLK)		CNTR1 output	
	(PWM output function)			Timer 4 interrupt	
Timer 5	16-bit fixed dividing	XCIN input	8192	Timer 1, LC count source	W5
	frequency		16384	Timer 5 interrupt	
			32768		
			65536		
Timer LC	4-bit programmable	Bit 4 of timer 5	1 to 16	• LCD clock	W6
	binary down counter	Prescaler output (ORCLK)			
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	




Fig. 25 Timer structure (1)




Fig. 26 Timer structure (2)

Table 10 Timer related registers

Timer control register PA		at reset : 02		at power down : 02	W TPAA
PA ₀	Prescaler control bit	0	Stop (state initialize	ed)	
FAU	Trescaler control bit	1	Operating		

Timer control register W1		at reset : 00002		reset : 00002	at power down : state retained	R/W TAW1/TW1A
W ₁₃ Timer 1 count auto-stop circuit selection		0		Timer 1 count auto-stop circuit not selected		
**13	bit (Note 2)	1		Timer 1 count auto-stop circuit selected		
W12	Timer 1 control bit	0		Stop (state retained)		
VV 12		•	1 Operating			
	Timer 1 count source selection bits	W11	W10		Count source	
W11		0	0	Instruction clock (INSTCK)		
W10		0	1	Prescaler output (0	Prescaler output (ORCLK)	
		1	0	Timer 5 underflow	Timer 5 underflow signal (T5UDF)	
		1	1	CNTR0 input		

Timer control register W2		at reset : 00002		reset: 00002	at power down : state retained	R/W TAW2/TW2A
W23	CNTR0 output control bit	0		Timer 1 underflow signal divided by 2 output		
VV23		1		Timer 2 underflow signal divided by 2 output		
W22	Timer 2 control bit	0		Stop (state retained)		
1122			1 Operating			
1110	Timer 2 count source selection bits	W21	W20		Count source	
W21		0	0	System clock (STC)	K)	
		0	1	Prescaler output (ORCLK)		
		1	0	Timer 1 underflow signal (T1UDF)		
		1	1	PWM signal (PWM0	OUT)	

Timer control register W3		at reset : 00002		reset: 00002	at power down : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection bit (Note 3)	0		Timer 3 count auto-stop circuit not selected		
*****		1		Timer 3 count auto-stop circuit selected		
W32	Timer 3 control bit	0		Stop (state retained)		
VV32		1		Operating		
	Timer 3 count source selection bits (Note 4)	W31	W30	Count source		
W31		0	0	PWM signal (PWMOUT)		
		0	1	Prescaler output (ORCLK)		
W30		1	0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").
4: Port C output is invalid when CNTR1 input is selected for the timer 3 count source.

Timer control register W4		at reset : 00002		at power down : 00002	R/W TAW4/TW4A
W43	CNTR1 output control bit	0	CNTR1 output inva	alid	
VV43		1	CNTR1 output valid		
W42	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid		
VV42		1	PWM signal "H" interval expansion function valid		
W41	Timer 4 control bit	0	Stop (state retained)		
VV41		1	Operating		
W40	Timer 4 count source selection bit	0	XIN input		
VV40		1	Prescaler output (0	ORCLK) divided by 2	

	Timer control register W5		at	reset : 00002	at power down : state retained	R/W TAW5/TW5A
W53	Not used	0 Th		This bit has no function, but read/write is enabled.		
W52	Timer 5 control bit	0		Stop (state initialized)		
VV32		1	ı	Operating		
		W51	W50		Count value	
W51	Timer 5 count value selection bits	0	0	Underflow occurs e	every 8192 counts	
		0	1	Underflow occurs every 16384 counts		
W50		1	0	Underflow occurs every 32768 counts		
		1	1	Underflow occurs every 65536 counts		

Timer control register W6		at reset : 00002		at power down : state retained	R/W TAW6/TW6A	
W63	Timer LC control bit	0	Stop (state retained)			
		1	Operating			
W62	Timer LC count source selection bit	0	Bit 4 (T54) of timer 5			
VV02		1	Prescaler output (ORCLK)			
W61	CNTR1 output auto-control circuit		CNTR1 output auto-control circuit not selected			
VVO	selection bit	1	CNTR1 output auto-control circuit selected			
W60	D7/CNTR0 pin function selection bit	0	D7(I/O)/CNTR0 inp	ut		
*****	(Note 2)	1	CNTR0 input/outpu			

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.

(1) Timer control registers

· Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruc-

· Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

· Timer control register W3

Register W3 controls the selection of timer 3 count auto-stop circuit, and the count operation and count source of timer 3. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

· Timer control register W4

Register W4 controls the CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the count operation and count source of timer 5. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

Timer control register W6

Register W6 controls the operation and count source of timer LC, the selection of CNTR1 output auto-control circuit and the D7/ CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler (interrupt function)

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

2 set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, 4 and LC count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

① set data in timer 1

2 set count source by bits 0 and 1 of register W1, and

3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INTO pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".



(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

- ① set data in timer 2.
- 2 select the count source with the bits 0 and 1 of register W2, and
- 3 set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

(5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3

Timer 3 starts counting after the following process;

- 1 set data in timer 3
- 2 set count source by bits 0 and 1 of register W3, and
- 3 set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

(6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4

Timer 4 starts counting after the following process;

- 1 set data in timer 4
- 2 set count source by bit 0 of register W4, and
- 3 set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin.

When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H. When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to "0" to stop timer 4, avoid a timing when timer 4 underflows.



(7) Timer 5 (interrupt function)

Timer 5 is a 16-bit binary down counter.

Timer 5 starts counting after the following process;

- ① set count value by bits 0 and 1 of register W5, and
- 2 set the bit 2 of register W5 to "1."

Count source for timer 5 is the sub-clock input (XCIN).

Once count is started, when timer 5 underflows (the set count value is counted), the timer 5 interrupt request flag (T5F) is set to "1," and count continues.

Bit 4 of timer 5 can be used as the timer LC count source for the LCD clock generating.

When bit 2 of register W5 is cleared to "0", timer 5 is initialized to "FFFF16" and count is stopped.

Timer 5 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 5 underflow occurs at clock operating mode, system returns from the power down state.

(8) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.

Timer LC starts counting after the following process;

- ① set data in timer LC,
- 2 select the count source with the bit 2 of register W6, and
- 3 set the bit 3 of register W6 to "1."

When a value set in reload register RLC is n, timer LC divides the count source signal by n + 1 (n = 0 to 15).

Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes "0"), new data is loaded from reload register RLC, and count continues (auto-reload function).

Timer LC underflow signal divided by 2 can be used for the LCD clock.

(9) Timer input/output pin (D7/CNTR0 pin, C/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4. When the PWM signal is output from C/CNTR1 pin, set "0" to the output latch of port C.

The D7/CNTR0 pin function can be selected by bit 0 of register W6. The selection of CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising waveform of CNTR0 input.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising waveform of CNTR1 input. Also, when the CNTR1 input is selected, the output of port C is invalid (high-impedance state).

(10) Timer interrupt request flags (T1F, T2F, T3F, T4F, T5F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4, SNZT5).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.



(11) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit I10 or I20 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

(12) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

(13) Precautions

Note the following for the use of timers.

Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

· Timer count source

Stop timer 1, 2, 3, 4 and LC counting to change its count source.

· Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

· Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB, TLCA) to write its data.

· Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload regiser R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

• Timer 4

Avoid a timing when timer 4 underflows to stop timer 4. When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

• Timer 5

Stop timer 5 counting to change its count source.

• Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.






Fig. 27 Timer 4 operation (reload register R4L: "0316", R4H: "0216")




Fig. 28 CNTR1 output auto-control function by timer 3




Fig. 29 Timer 4 count start/stop timing

Notes 1: In order to stop timer 4 at CNTR1 output valid (W43 = "1"), avoid a timing when timer 4 underflows.

2: At CNTR1 output valid, timer 4 stops after "H" interval of PWM signal set by reload register R4H is output.

If these timings overlap, a hazard may occur in a CNTR1 output waveform.

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016." the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the RESET pin outputs "L" level to reset the microcomputer. Execute the WRST instruction at each period of less than 65534 machine cycle by software when using watchdog timer to keep the microcomputer operating normally.


When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ① After system is released from reset (= after program is started), timer WDT starts count down.
- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ® The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 30 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at a cycle of less than 65534 machine cycles with the WRST instruction.

When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 31).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the power down mode.

When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the system enters the power down state (refer to Figure 32).

The watchdog timer function is valid after system is returned from the power down. When not using the watchdog timer function, stop the watchdog timer function with the DWDT instruction and the WRST instruction continuously every system is returned from the power down.

```
WRST
             ; WDF1 flag cleared
   :
DI
DWDT
             ; Watchdog timer function enabled/disabled
WRST
             ; WEF and WDF1 flags cleared
   :
```

Fig. 31 Program example to start/stop watchdog timer

```
WRST
              ; WDF1 flag cleared
NOP
DI
              ; Interrupt disabled
EPOF
              ; POF instruction enabled
POF
Oscillation stop
   :
```

Fig. 32 Program example to enter the mode when using the watchdog timer

A/D CONVERTER (Comparator)

The 4524 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB
	Differential non-linearity error: ±0.9LSB
Conversion speed	31 μ s (High-speed through-mode at 6.0 MHz oscillation frequency)
Analog input pin	8




Fig. 33 A/D conversion circuit structure

Table 12 A/D control registers

Table 12 A/D Control registers										
	A/D control register Q1		at reset : 00002			at power down : state retained	R/W TAQ1/TQ1A			
Q13	A/D operation mode selection bit	A/E) con	versi	on mode					
Q 13	7 VD operation mode colociton bit	Co	mpar	ator	mode					
		Q12	Q11	Q10		Analog input pins				
Q12	Q12	0	0	0	AIN0					
		0	0	1	AIN1					
	Analog input pin selection bits	0	1	0	AIN2					
Q11	Analog input pin selection bits	0	1	1	AIN3					
		1	0	0	AIN4					
]	1	0	1	AIN5					
Q10		1	1	0	AIN6					
		1	1	1	AIN7					

A/D control register Q2		at reset : 00002		at power down : state retained	R/W TAQ2/TQ2A
Q23	P23/AIN3 pin function selection bit	0	P23		
Q23	F23/AiN3 piri function selection bit	1	AIN3		
Q22	P22/AIN2 pin function selection bit	0	P22		
Q22		1	AIN2		
Q21	P21/AIN1 pin function selection bit	0	P21		
QZI	P21/AIN1 pin function selection bit	1	AIN1		
Q20	P20/AIN0 pin function selection bit	0	P20		
Q20		1	AIN0		

A/D control register Q3		at reset : 00002		at power down : state retained	R/W TAQ3/TQ3A
Q33	P33/AIN7 pin function selection bit	0	P33		
Q33	1 33/AIN/ PITTUTCTION Selection bit	1	AIN7		
Q32	P32/AIN6 pin function selection bit	0	P32		
Q32	P32/Ain6 piri function selection bit	1	AIN6		
Q31	D24/AINE pin function coloction bit	0	P31		
QSI	P31/AIN5 pin function selection bit	1	AIN5		
Q30	P30/AIN4 pin function selection bit	0	P30		
Q30	F30/AIN4 piri furiction selection bit	1	AIN4		

Note: "R" represents read enabled, and "W" represents write enabled.

(1) A/D control register

· A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

• A/D control register Q2

Register Q2 controls the selection of P20/AIN0–P23/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

A/D control register Q3

Register Q3 controls the selection of P3o/AIN4–P33/AIN7. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

(2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage Vref generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- 1 When the A/D conversion starts, the register AD is cleared to "00016"
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage V_{ref} is compared with the analog input voltage V_{IN}
- When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4524 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 62 machine cycles (31 μ s when f(XIN) = 6.0 MHz in high-speed through mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 34).

Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 0 <u>VDD</u>
2nd comparison	*1 1 0 0 0 0
3rd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
After 10th comparison	A/D conversion result VDD + VDD + VDD
completes	*1 *2 *3 *8 *9 *A 2 ± ± 1024

*1: 1st comparison result*3: 3rd comparison result*9: 9th comparison result

*2: 2nd comparison result*8: 8th comparison result

*A: 10th comparison result

(7) A/D conversion timing chart

Figure 34 shows the A/D conversion timing chart.




Fig. 34 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P30/AIN4 pin is A/D converted, and the highorder 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

- ① Select the AIN4 pin function with the bit 0 of the register Q3. Select the AIN4 pin function and A/D conversion mode with the register Q1 (refer to Figure 35).
- 2 Execute the ADST instruction and start A/D conversion.
- 3 Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- ④ Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- ⑤ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ® Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- ® Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 35 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage
$$V_{ref}$$

$$V_{ref} = \frac{V_{DD}}{256} \times n$$
n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (4 μ s at f(XIN) = 6.0 MHz in high-speed through mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A/D conversion

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

• Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 36 Comparator operation timing chart

(14) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 37).

· Relative accuracy

① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

2 Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)

• 1LSB at relative accuracy
$$\rightarrow \frac{VFST-V0T}{1022}$$
 (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 37 Definition of A/D conversion accuracy

SERIAL I/O

The 4524 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

Serial I/O consists of;

- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer.

The pin functions of the serial I/O pins can be set with the register J1.

Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O
D6/SCK	Clock I/O (Sck)
D5/SOUT	Serial data output (SOUT)
D4/SIN	Serial data input (SIN)

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of D6, D5, D4 are valid.




Fig. 38 Serial I/O structure

Table 15 Serial I/O control register

Serial I/O control register J1			at	reset: 00002	at power down : state retained	R/W TAJ1/TJ1A	
		J 13	J12		Synchronous clock		
J13	J13 Serial I/O synchronous clock selection bits J12	0	0	Instruction clock (II	NSTCK) divided by 8		
		0	1	Instruction clock (II	Instruction clock (INSTCK) divided by 4		
J12		1	0	Instruction clock (INSTCK) divided by 2			
		1	1	External clock (Sck input)			
		J11	J10	Port function			
J11		0	0	D6, D5, D4 selected/Sck, Sout, Sin not selected			
	Serial I/O port function selection bits	0	1	SCK, SOUT, D4 selected/D6, D5, SIN not selected			
J1 0		1	0	SCK, D5, SIN selected/D6, SOUT, D4 not selected			
		1	1	SCK, SOUT, SIN sele	ected/D6, D5, D4 not selected		

Note: "R" represents read enabled, and "W" represents write enabled.






Fig. 39 Serial I/O register state when transfer

(1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI.

During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the SCK pin.

(2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmit or receive operation completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial I/O transmission/reception is started.

(4) Serial I/O control register J1

Register J1 controls the synchronous clock, D6/SCK, D5/SOUT and D4/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.

(5) How to use serial I/O

Figure 40 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the wiring between each pin with a resistor. Figure 40 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 40 Serial I/O connection example




Fig. 41 Timing of serial I/O data transfer

Table 16 Processing sequence of data transfer fro	om master to slave			
Master (transmission)	Slave (reception)			
[Initial setting]	[Initial setting]			
• Setting the serial I/O mode register J1 and interrupt control register V2 shown in Figure 40.	• Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 40.			
TJ1A and TV2A instructions	TJ1A and TV2A instructions			
Setting the port received the reception enable signal (SRDY) to the input mode.	Setting the port transmitted the reception enable signal (SRDY) and outputting "H" level (reception impossible).			
(Port D3 is used in this example)	(Port D3 is used in this example)			
SD instruction	SD instruction			
* [Transmission enable state]	*[Reception enable state]			
• Storing transmission data to serial I/O register SI.	The SIOF flag is cleared to "0."			
TSIAB instruction	SST instruction			
	• "L" level (reception possible) is output from port D3.			
	RD instruction			
[Transmission]	[Reception]			
•Check port D3 is "L" level.				
SZD instruction				
Serial transfer starts.				
SST instruction				
•Check transmission completes.	Check reception completes.			
SNZSI instruction	SNZSI instruction			
•Wait (timing when continuously transferring)	• "H" level is output from port D3.			
	SD instruction			
	[Data processing]			

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transmit/receive is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."

LCD FUNCTION

The 4524 Group has an LCD (Liquid Crystal Display) controller/ driver. When the proper voltage is applied to LCD power supply input pins (VLC1-VLC3) and data are set in timer control register (W6), timer LC, LCD control registers (L1, L2), and LCD RAM, the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias.

4 common signal output pins and 20 segment signal output pins can be used to drive the LCD. By using these pins, up to 80 segments (when 1/4 duty and 1/3 bias are selected) can be controlled to display. The LCD power input pins (VLC1-VLC3) are also used as pins SEG0-SEG2. When SEG0-SEG2. The internal power (VDD) is used for the LCD power.

(1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

Table 17 Duty and maximum number of displayed pixels

		• •
Duty	Maximum number of displayed pixels	Used COM pins
1/2	40 segments	COM ₀ , COM ₁ (Note)
1/3	60 segments	COM0-COM2 (Note)
1/4	80 segments	COM0-COM3

Note: Leave unused COM pins open

(2) LCD clock control

The LCD clock is determined by the timer LC count source selection bit (W62), timer LC control bit (W63), and timer LC. Accordingly, the LCD clock frequency (F) is obtained by the following formula. Numbers (1) to 3) shown below the formula correspond to numbers in Figure 42, respectively.

• When using the prescaler output (ORCLK) as timer LC count source (W62="1")

$$F = ORCLK \times \frac{1}{LC+1} \times \frac{1}{2}$$

$$0$$

$$0$$

$$0$$

$$0$$

$$0$$

• When using the bit 4 of timer 5 as timer LC count source (W62="0")

[LC: 0 to 15]

The frame frequency and frame period for each display method can be obtained by the following formula:

Frame frequency =
$$\frac{F}{n}$$
 (Hz)

Frame period =
$$\frac{n}{F}$$
 (s)

F: LCD clock frequency




Fig. 42 LCD clock control circuit structure




Fig. 43 LCD controller/driver

(3) LCD RAM

RAM contains areas corresponding to the liquid crystal display. When "1" is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

(4) LCD drive waveform

When "1" is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes IVLC3I and the display pixel at the cross section turns on.

When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes VLC3 level.

Z		1												
Х			12				13			1	4			
Y Bits	3	2	1	0	3	2	1	0	3	2	1	0		
8	SEG ₀	SEG ₀	SEG ₀	SEG ₀	SEG8	SEG8	SEG8	SEG8	SEG16	SEG16	SEG16	SEG16		
9	SEG1	SEG1	SEG1	SEG1	SEG9	SEG9	SEG9	SEG9	SEG17	SEG17	SEG17	SEG17		
10	SEG2	SEG2	SEG2	SEG2	SEG ₁₀	SEG ₁₀	SEG10	SEG10	SEG18	SEG18	SEG18	SEG18		
11	SEG3	SEG3	SEG3	SEG3	SEG11	SEG11	SEG11	SEG11	SEG19	SEG19	SEG19	SEG19		
12	SEG4	SEG4	SEG4	SEG4	SEG12	SEG12	SEG12	SEG12						
13	SEG5	SEG5	SEG5	SEG5	SEG13	SEG13	SEG13	SEG13						
14	SEG6	SEG6	SEG6	SEG6	SEG14	SEG14	SEG14	SEG14						
15	SEG7	SEG7	SEG7	SEG7	SEG15	SEG15	SEG15	SEG15						
COM	СОМз	COM ₂	COM1	COM ₀	СОМз	COM ₂	COM ₁	COM ₀	СОМз	COM ₂	COM ₁	COM ₀		

Note: The area marked " ____ " is not the LCD display RAM.

Fig. 44 LCD RAM map

Table 18 I CD control registers

Table 10 L	Table 16 LCD control registers										
LCD control register L1		at reset : 00002			at power down : state retained		R/W TAL1/TL1A				
L13	Internal dividing resistor for LCD power	(0	2r X 3, 2r X 2							
LIS	supply selection bit (Note 2)	1		r X 3, r X 2							
140	100	(0	Off							
L12	LCD control bit	•	1	On							
		L11	L10	Duty		Bias	3				
L11		0	0	Not available							
	LCD duty and bias selection bits	0	1	1/2		1/2					
L10		1	0	1/3		1/3					
			1	1/4		1/3					

	LCD control register L2		reset : 11112	at power down : state retained	W TL2A		
L23	VLC3/SEG ₀ pin function switch bit (Note 3)	0	SEG ₀				
LZ3	VEC3/SEG0 piri furiction switch bit (Note 3)	1	VLC3				
L22	L22 VLc2/SEG1 pin function switch bit (Note 4)	0	SEG1				
LZZ	VEC2/SEG1 pill fullction switch bit (Note 4)	1	VLC2				
L21	VLC1/SEG2 pin function switch bit (Note 4)	0	SEG2				
LZT	vLC1/SEG2 pin function switch bit (Note 4)	1	VLC1				
1.20	Internal dividing resistor for LCD power		Internal dividing res	sistor valid			
L20	supply control bit	1	Internal dividing res	sistor invalid			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.
- 3: VLC3 is connected to VDD internally when SEG0 pin is selected.
- 4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.






Fig. 45 LCD controller/driver structure

(5) LCD power supply circuit

Select the LCD power circuit suitable for the LCD panel.

The LCD control circuit structure is fixed by the following setting.

- ① Set the control of internal dividing resistor by bit 0 of register L2.
- 2 Select the internal dividing resistor by bit 3 of register L1.
- 3 Select the bias condition by bits 0 and 1 of register L1.

· Internal dividing resistor

The 4524 Group has the internal dividing resistor for LCD power supply.

When bit 0 of register L2 is set to "0", the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to "0", the internal dividing resistor is turned off.

The same six resistor (r) is prepared for the internal dividing resistor. According to the setting value of bit 3 of register L1 and using bias condition, the resistor is prepared as follows;

- L13 = "0", 1/3 bias used: 2r X 3 = 6r
- L13 = "0", 1/2 bias used: 2r X 2 = 4r
- L13 = "1", 1/3 bias used: r X 3 = 3r
- L13 = "1", 1/2 bias used: r X 2 = 2r

• VLC3/SEG0 pin

The selection of VLc3/SEG0 pin function is controlled with the bit 3 of register L2.

When the VLC3 pin function is selected, apply voltage of VLC3 < VDD to the pin externally.

When the SEG0 pin function is selected, VLC3 is connected to VDD internally.

• VLC2/SEG1, VLC1/SEG2 pin

The selection of VLC2/SEG1 pin function is controlled with the bit 2 of register L2.

The selection of VLC1/SEG2 pin function is controlled with the bit 1 of register L2.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of 0<VLC1<VLC2<VLC3 to these pins. Short the VLC2 pin and VLC1 pin at 1/2 bias.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin has the same electric potential at 1/2 bias. When SEG1 and SEG2 pin function is selected, use the internal dividing resistor. In this time, VLC2 and VLC1 are connected to the generated dividingg voltage.




Fig. 46 LCD power source circuit example (1/3 bias condition selected)

RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, program starts from address 0 in page 0.




Fig. 47 Reset release timing




Fig. 48 RESET pin input waveform and reset operation

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V must be set to 100 µs or less. If the rising time ex-

ceeds 100 $\mu s,$ connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating volt-




Fig. 49 Structure of reset pin and its peripherals,, and power-on reset operation

Table 19 Port state at reset

Name	Function	State	
D0-D3	D0-D3	High-impedance (Notes 1, 2)	
D4/SIN, D5/SOUT, D6/SCK	D4-D6	High-impedance (Notes 1, 2)	
D7/CNTR0	D7	High-impedance (Notes 1, 2)	
D8/INT0, D9/INT1	D8, D9	High-impedance (Note 1)	
P00-P03	P00-P03	High-impedance (Notes 1, 2, 3)	
P10–P13	P10-P13	High-impedance (Notes 1, 2, 3)	
P20/AIN0-P23/AIN3	P20-P23	High-impedance (Note 1)	
P30/AIN4-P33/AIN7	P30-P33	High-impedance (Note 1)	
P40-P43	P40-P43	High-impedance (Notes 1, 2)	
C/CNTR1	С	"L" (Vss) level	

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 50 and 51 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 50 are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
• Power down flag (P)	
External 0 interrupt request flag (EXF0)	
External 1 interrupt request flag (EXF1)	
Interrupt control register V1	
Interrupt control register V2	
Interrupt control register I1	
Interrupt control register I2	
Interrupt control register I3	
• Timer 1 interrupt request flag (T1F)	
• Timer 2 interrupt request flag (T2F)	
• Timer 3 interrupt request flag (T3F)	
Timer 4 interrupt request flag (T4F)	
Timer 5 interrupt request flag (T5F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
Timer control register W1	````
Timer control register W2	` ' ' '
• Timer control register W3	` ' '
Timer control register W4	` ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
Timer control register W5	` ' ' '
• Timer control register W6	(= === / / === /
Clock control register MR	
Serial I/O transmit/receive complation flag (SIOF)	
Serial I/O mode register J1	
Gonal We mode register or	serial I/O port not selected)
Serial I/O register SI	·
• A/D conversion completion flag (ADF)	
A/D control register Q1	
A/D control register Q2	
• A/D control register Q3	
Successive approximation register ADX X	
Comparator register	
· · · - · · · · · · · · · · · · · ·	
LCD control register L1	
LCD control register L1 LCD control register L2	

Fig. 50 Internal state at reset

RC oscillation circuit Quartz-crystal oscillator	•
Ceramic resonator circuit	1 3
Operation source clock	, , , , , , , , , , , , , , , , , , , ,
Stack pointer (SP)	
Register Z	
Register Y	
Register X	0 0 0 0
Register E	XXXXXXX
Register D	x x x
Register B	
• Register A	0000
Carry flag (CY)	0
Port output structure control register FR3	
Port output structure control register FR2	
Port output structure control register FR1	
Port output structure control register FR0	
Pull-up control register PU1	
Pull-up control register PU0	
Key-on wakeup control register K1 Key-on wakeup control register K2	
Key-on wakeup control register K0 Key-on wakeup control register K1	

Fig. 51 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

The voltage drop detection circuit is valid when CPU is active while the VDCE pin is "H".

Even after system goes into the power down mode, the voltage drop detection circuit is also valid with the SVDE instruction.

Execution of SVDE instruction is valid only at once.

In order to release the execution of the SVDE instruction, system reset is not required.




Fig. 52 Voltage drop detection reset circuit




Fig. 53 Voltage drop detection circuit operation waveform

Table 20 Voltage drop detection circuit operation state

<u> </u>	•		
VDCE pin	At CPU operating	At power down (SVDE instruction is not executed)	At power down (SVDE instruction is executed)
"L"	Invalid	Invalid	Invalid
"H"	Valid	Invalid	Valid

■ Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 54);

supply voltage does not fall below to VRST, and its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.




Fig. 54 VDD and VRST

POWER DOWN FUNCTION

The 4524 Group has 2-type power down functions.

System enters into each power down state by executing the following instructions.

Clock operating mode	EPOF and POF instructions
RAM back-up mode	EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

(1) Clock operating mode

The following functions and states are retained.

- Reset circuit
- XCIN-XCOUT oscillation
- · LCD display
- Timer 5

(2) RAM back-up mode

The following functions and states are retained.

- RAM
- Reset circuit

(3) Warm start condition

The system returns from the power down state when;

- External wakeup signal is input
- Timer 5 underflow occurs

in the power down mode.

In either case, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(4) Cold start condition

The CPU starts executing the program from address 0 in page 0

- reset pulse is input to RESET pin,
- reset by watchdog timer is performed, or
- reset by the voltage drop detection circuit is performed. In this case, the P flag is "0."

(5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag (P) with the SNZP instruction. The warm start condition from the clock operating mode can be identified by examining the state of T5F flag.

Table 21 Functions and states retained at power down

Function		wn mode
Function	Clock operating	RAM back-up
Program counter (PC), registers A, B,		
carry flag (CY), stack pointer (SP) (Note 2)	×	×
Contents of RAM	0	0
Interrupt control registers V1, V2	×	×
Interrupt control registers I1 to I3	0	0
Selected oscillation circuit	0	0
Clock control register MR	0	0
Timer 1 to timer 4 functions	(Note 3)	(Note 3)
Timer 5 function	0	0
Timer LC function	0	(Note 3)
Watchdog timer function	X (Note 4)	X (Note 4)
Timer control registers PA, W4	X	X
Timer control registers W1 to W3, W5, W6	0	0
Serial I/O function	X	X
Serial I/O control register J1	0	0
A/D function	X	X
A/D control registers Q1 to Q3	0	0
LCD display function	0	(Note 5)
LCD control registers L1, L2	0	0
Voltage drop detection circuit	(Note 6)	(Note 6)
Port level	(Note 7)	(Note 7)
Pull-up control registers PU0, PU1	0	0
Key-on wakeup control registers K0 to K2	0	0
Port output format control registers	0	0
FR0 to FR3		
External interrupt request flags	X	X
(EXF0, EXF1)		
Timer interrupt request flags (T1F to T4F)	(Note 3)	(Note 3)
Timer interrupt request flag (T5F)	0	0
A/D conversion completion flag (ADF)	X	X
Serial I/O transmit/receive completion flag	×	×
SIOF		
Interrupt enable flag (INTE)	X	X
Watchdog timer flags (WDF1, WDF2)	X (Note 4)	,
Watchdog timer enable flag (WEF)	X (Note 4)	X (Note 4)
N		1 //4 411

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at power down, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at power down.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then go into the power down state.
- 5: LCD is turned off.
- 6: When the SVDE instruction is executed and "H" level is applied to the VDCE pin, this function is valid at power down.
- 7: In the power down mode, C/CNTR1 pin outputs "L" level. However, when the CNTR input is selected (W11, W10="11"), C/ CNTR1 pin is in an input enabled state (output=high-impedance). Other ports retain their respective output levels.



(6) Return signal

An external wakeup signal or timer 5 interrupt request flag (T5F) is used to return from the clock operating mode.

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped.

Table 22 shows the return condition for each return source.

(7) Control registers

· Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAKO instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1
- Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K2 Register K2 controls the INT0 and INT1 pin key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

• Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

- Pull-up control register PU1
 - Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.
- · External interrupt control register I1
- Register I1 controls the valid waveform of the external 0 interrupt, the input control of INTO pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.
- External interrupt control register I2

Register I2 controls the valid waveform of the external 1 interrupt, the input control of INT1 pin and the return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 22 Return source and return condition

	Return source	Return condition	Remarks
signal	Ports P00–P03 Ports P10–P13	Return by an external "L" level input.	The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to "H" level before going into the power down state.
External wakeup	INTO pin INT1 pin	"L" level input, or rising edge	Select the return level ("L" level or "H" level) with register I1 (I2) and return condition (return by level or edge) with register K2 according to the external state before going into the power down state.
	ner 5 interrupt uest flag (T5F)	Return by timer 5 underflow or by setting T5F to "1".	Clear T5F with the SNZT5 instruction before system enters into the power down state.
		It can be used in the clock operating mode.	When system enters into the power down state while T5F is "1", system returns from the state immediately because it is recognized as return condition.




Fig. 55 State transition




Fig. 56 Set source and clear source of the P flag




Fig. 57 Start condition identified example using the SNZP instruction $% \left(1\right) =\left(1\right) \left(1$

Table 23 Key-on wakeup control register, pull-up control register and interrupt control register

Table 25 Key-on wakeup control register, pun-up control register and interrupt control register						
	Key-on wakeup control register K0		reset : 00002	at power down : state retained	R/W TAK0/ TK0A	
K0°	Port P03 key-on wakeup	0	Key-on wakeup not	used		
К0з	control bit	1	Key-on wakeup use	ed		
1/0-	K02 Port P02 key-on wakeup control bit		Key-on wakeup not used			
K02			Key-on wakeup use	ed		
1/0.	Port P01 key-on wakeup	p 0 Key-on wakeup not used				
K01 control bit 1 Key-on wakeup used		ed				
1/0-	Port P00 key-on wakeup		Key-on wakeup not	used		
K0 0	control bit	1	Key-on wakeup use	ed		

Key-on wakeup control register K1		at reset : 00002		at power down : state retained	R/W TAK1/ TK1A
K13	Port P13 key-on wakeup	0	Key-on wakeup use	ed	
K13	control bit	1 Key-on wakeup not used		used	
V40	K12 Port P12 key-on wakeup control bit		Key-on wakeup not used		
K12			Key-on wakeup use	ed	
Port P11 key-on wakeup 0		0	Key-on wakeup not used		
K11 control bit		1	Key-on wakeup used		
Port P10 key-on wakeup		0	Key-on wakeup not used		
K10	control bit	1	Key-on wakeup use	ed	

Key-on wakeup control register K2		at reset : 00002		at power down : state retained	R/W TAK2/ TK2A
I/Os	INT1 pin	0 Return by level 1 Return by edge			•
K23	return condition selection bit				
L/Oo	K22 INT1 pin key-on wakeup control bit		Key-on wakeup not	used	
N 22			Key-on wakeup use	ed	
K21	INT0 pin	0 Return by level			
return condition selection bit 1 Return by edge					
K2 0	INT0 pin	0 Key-on wakeup not used			
N 20	key-on wakeup control bit	1	Key-on wakeup use	ed	

Note: "R" represents read enabled, and "W" represents write enabled.

	Pull-up control register PU0		reset : 00002	at power down : state retained	R/W TAPU0/ TPU0A
PU03	Port P03 pull-up transistor	0	Pull-up transistor O	FF	
P003	control bit	1 Pull-up transistor ON		N	
DI IO-	Port P02 pull-up transistor		Pull-up transistor O	FF	
PU02	PU02 control bit		Pull-up transistor O	N	
DUIG	Port P01 pull-up transistor		Pull-up transistor O	FF	
PU01 control bit		1	Pull-up transistor O	N	
Port P00 pull-up transistor		0	Pull-up transistor O	FF	
PU00	control bit	1	Pull-up transistor O	N	

Pull-up control register PU1		at reset : 00002		at power down : state retained	R/W TAPU1/ TPU1A
DUIA	Port P13 pull-up transistor	0	Pull-up transistor O	FF	
PU13	control bit	1 Pull-up transistor ON			
DUI4-	Port P12 pull-up transistor		Pull-up transistor O	FF	
PU12 control bit		1	Pull-up transistor O	N	
DI.I.	Port P11 pull-up transistor	0	Pull-up transistor O	FF	
PU11 control bit		1	Pull-up transistor O	N	
Port P10 pull-up transistor		0	Pull-up transistor O	FF	
PU10	control bit	1	Pull-up transistor O	N	

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A	
l13	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled			
113		1	INT0 pin input enabled			
l12	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI0 instruction)			
112		1	Rising waveform/"H" level ("H" level is recognized with the SNZI0 instruction)			
l1 ₁	INT0 pin edge detection circuit control bit	0	One-sided edge detected			
111		1	Both edges detected			
I1 0	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start synchronous circuit not selected			
110	circuit selection bit	1	Timer 1 count start synchronous circuit selected			

	Interrupt control register I2		reset : 00002	at power down : state retained	R/W TAI2/TI2A	
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disabled			
123		1	INT1 pin input enabled			
	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI1			
122			instruction)			
122		1	Rising waveform/"H" level ("H" level is recognized with the SNZI1			
			instruction)			
I2 ₁	INT1 pin edge detection circuit control bit	0	One-sided edge detected			
121		1	Both edges detected			
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start synchronous circuit not selected			
120	circuit selection bit	1	Timer 3 count start synchronous circuit selected			



Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- · RC oscillation circuit
- · Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- · Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 58 shows the structure of the clock control circuit.

The 4524 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the main clock (f(XIN)) of the 4524 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.

The quartz-crystal oscillator can be used for sub-clock (f(XCIN)).




Fig. 58 Clock control circuit structure

(1) Main clock generating circuit (f(XIN))

The ceramic resonator or RC oscillation can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal os-

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction is valid only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, this MCU operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator or the RC oscillation, connect XIN pin to Vss and leave XOUT pin open (Figure 60).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 62).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 59 Switch to ceramic oscillation/RC oscillation




Fig. 60 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 61 Ceramic resonator external circuit




Fig. 62 External RC oscillation circuit

(5) External clock

When the external clock signal is used as the main clock (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. Then, execute the CMCK instruction (Figure 63).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down function (POF or POF2 instruction) cannot be used when using the external clock.

(6) Sub-clock generating circuit f(XCIN)

The quartz-crystal oscillator can be used for the sub-clock signal f(XCIN). Connect a quartz-crystal oscillator and this external circuit to pins XCIN and XCOUT at the shortest distance. A feedback resistor is built in between pins XCIN and XCOUT (Figure 64).

(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig. 63 External clock input circuit




Fig. 64 External quartz-crystal circuit

T-11-	~ 4	011	1 - 1		
Table	24	CIOCK	control	reaister	IVIR

	Clock control register MR	at reset : 11002		reset : 11002	at power down : state retained	R/W TAMR/ TMRA	
		MRз	MR2		Operation mode		
MR3	MR3 Operation mode selection bits	0	0	Through mode (free	quency not divided)		
Ope		0	1	Frequency divided	Frequency divided by 2 mode		
MR ₂		1	0	Frequency divided by 4 mode			
"""		1	1	Frequency divided	by 8 mode		
MR1	Main clock oscillation circuit control bit	(Main clock oscillation enabled			
IVIIX	Main clock oscillation circuit control bit	1		Main clock oscillation stop			
MR ₀	Ourters also be also discussive	0		Main clock (f(XIN) or f(RING))			
IVIKU	System clock selection bit		ı	Sub-clock (f(XCIN))			

Note: "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

- 1.Mask ROM Order Confirmation Form*
- 2.Mark Specification Form*
- 3. Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.

*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).



LIST OF PRECAUTIONS

Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up:

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

③ Register initial values 2

The initial value of the following registers are undefined at power down. After system is returned from power down, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

® Timer count source

Stop timer 1, 2, 3, 4 and LC counting to change its count source.

②Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

® Writing to the timer

Stop timer 1, 2, 3, 4 or LC counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB, TLCA) to write its data.

Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload regiser R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

Avoid a timing when timer 4 underflows to stop timer 4.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

11 Timer 5

Stop timer 5 counting to change its count source.

Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.

®Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, stop the watchdog timer function and execute the DWDT instruction, the WRST instruction continuously, and clear the WEF flag to "0".
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, stop the watchdog timer function and execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down state.
- When the watchdog timer function and power down function are used at the same time, initialize the flag WDF1 with the WRST instruction before system enters into the power down state.

Multifunction

- Be careful that the output of ports D8 and D9 can be used even when INT0 and INT1 pins are selected.
- Be careful that the input of ports D4-D6 can be used even when SIN, SOUT and SCK pins are selected.
- Be careful that the input/output of port D7 can be used even when input of CNTR0 pin are selected.
- Be careful that the input of port D7 can be used even when output of CNTR0 pin are selected.
- Be careful that the "H" output of port C can be used even when output of CNTR1 pin are selected.

® Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.



16 D8/INT0 pin

- Note [1] on bit 3 of register I1
 - When the input of the INT0 pin is controlled with the bit 3 of register I1 in program, be careful about the following notes.
- Depending on the input state of the D8/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 65①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 653).




Fig. 65 External 0 interrupt program example-1

- Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared, the power down function is selected and the input of INT0 pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled, invalidate the key-on wakeup function of INT0 pin (register K20 = "0") before system goes into the power down mode. (refer to Figure 66^①).

```
i
LA
              ; (XXX02)
TK2A
              ; INT0 key-on wakeup invalid ..... ①
EPOF
POF2
              ; RAM back-up
   :
   X: these bits are not used here.
```

Fig. 66 External 0 interrupt program example-2

- Note on bit 2 of register I1
- When the interrupt valid waveform of the D8/INT0 pin is changed with the bit 2 of register I1 in program, be careful about the following notes.
- Depending on the input state of the Ds/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 67^①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 673).




Fig. 67 External 0 interrupt program example-3

1 D9/INT1 pin

• Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in program, be careful about the following notes.

• Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register 12 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 68①) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 683).




Fig. 68 External 1 interrupt program example-1

- 2 Note [2] on bit 3 of register I2
 - When the bit 3 of register I2 is cleared, the power down function is selected and the input of INT1 pin is disabled, be careful about the following notes.
- When the input of INT1 pin is disabled, invalidate the key-on wakeup function of INT1 pin (register K22 = "0") before system goes into the power down mode. (refer to Figure 6911).

```
LA
             : (X0XX2)
TK2A
              ; INT1 key-on wakeup invalid ...... ①
EPOF
POF2
             : RAM back-up
   :
   X: these bits are not used here.
```

Fig. 69 External 1 interrupt program example-2

- Note on bit 2 of register I2
- When the interrupt valid waveform of the D9/INT1 pin is changed with the bit 2 of register I2 in program, be careful about the following notes.
- Depending on the input state of the D9/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register 12 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 70①) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 703).




Fig. 70 External 1 interrupt program example-3

[®]A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.

```
LA
             ; (X0XX2)
      8
TV2A
             ; The SNZAD instruction is valid ...... ①
LA
      0
             ; (0XXX2)
TQ1A
             : Operation mode of A/D converter is
               changed from comparator mode to A/D
               conversion mode.
SNZAD
NOP
         X: these bits are not used here.
```

Fig. 71 A/D converter program example-3



¹⁹ A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins (Figure 72).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 73. In addition, test the application products sufficiently.




Fig. 72 Analog input external circuit example-1




Fig. 73 Analog input external circuit example-2

Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 74);

supply voltage does not fall below to VRST, and its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.




Fig. 74 VDD and VRST

POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the power down state.

Note that system cannot enter the power down state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the on-chip oscillator stop.

⊕ On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that margin of frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the margin of frequency of the on-chip oscillator clock.

When the external clock signal is used as the main clock (f(XIN)), note that the power down mode (POF or POF2 instruction) cannot be used.

Difference between Mask ROM version and One Time PROM version Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, built-in ROM, and a layout pattern.

- a characteristic value
- the amount of noise-proof
- a margin of operation
- noise radiation, etc.,

Accordingly, be careful of them when swithcing.

Ø Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

CONTROL REGISTERS

	Interrupt control register V1	at	reset : 00002	at power down : 00002	R/W TAV1/TV1A
\/10	V13 Timer 2 interrupt enable bit	0	Interrupt disabled	(SNZT2 instruction is valid)	
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
V 12	Timer i interrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid)	
\///	External 1 interrupt enable bit	0	Interrupt disabled	(SNZ1 instruction is valid)	
V11	External i interrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
1/40	External 0 interrupt anable hit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at power down : 00002	R/W TAV2/TV2A
V23 Timer 4, serial I/O interrupt enable bit		0	Interrupt disabled	(SNZT4, SNZSI instruction is valid)	
		1	Interrupt enabled (SNZT4, SNZSI instruction is invalid)
\/0-	A/D interrupt enable bit	0	Interrupt disabled	(SNZAD instruction is valid)	
V22	A/D Interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid)	
\/O.	Timer 5 interrupt enable bit	0	Interrupt disabled	(SNZT5 instruction is valid)	
V21	Timer 5 interrupt enable bit	1	Interrupt enabled (SNZT5 instruction is invalid)	
\/0-	Timer 2 interrupt enable hit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)	

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A
I13 INT0 pin input control bit (Note 2)		0	INT0 pin input disa	abled	
113	in 10 pin input control bit (Note 2)	1	INT0 pin input ena	bled	
l12	Interrupt valid waveform for INT0 pin/	rupt valid waveform for INT0 pin/ Falling waveform/"L" level ("L" level is recognized with instruction)			the SNZI0
112	return level selection bit (Note 2)	1	Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI0
l1 ₁	INT0 pin edge detection circuit control bit	0	One-sided edge detected		
'''	invio più eage detection circuit control bit	1	Both edges detect	ed	
I10	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start	synchronous circuit selected	

	Interrupt control register I2		reset : 00002	at power down : state retained	R/W TAI2/TI2A
120	I23 INT1 pin input control bit (Note 2)		INT1 pin input disa	abled	
123			INT1 pin input ena	bled	
	Interrupt valid waveform for INT1 pin/	0	"	L" level ("L" level is recognized with	the SNZI1
122			instruction)		
	return level selection bit (Note 2)	1	Rising waveform/"H" level ("H" level is recognized with		n the SNZI1
		•	instruction)		
121	INT1 pin edge detection circuit control bit	0	One-sided edge de	etected	
'2'	INT I pin eage detection circuit control bit	1	Both edges detect	ed	
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected	
120	circuit selection bit	1	Timer 3 count start	t synchronous circuit selected	

		Interrupt control register I3	á	at reset : 02	at power down : state retained	R/W TAI3/TI3A
I	Timer 4, serial I/O interrupt source selection		0	Timer 4 interrupt va	alid, serial I/O interrupt invalid	
	130	bit	1	Serial I/O interrupt	valid, timer 4 interrupt invalid	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".



	Clock control register MR		at reset : 11002		at power down : state retained	R/W TAMR/ TMRA
		MRз	MR2		Operation mode	
MR3	MR3	0	0	Through mode (free	uency not divided)	
	Operation mode selection bits	0	1	Frequency divided by 2 mode		
MR ₂		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided by 8 mode		
MR1	Main clock oscillation circuit control bit	C)	Main clock oscillation	n enabled	
IVITY	Main clock oscillation circuit control bit	1		Main clock oscillation	on stop	
MRo	Custom sleek calcution bit	0 Main		Main clock (f(XIN) o	r f(RING))	
IVIIXU	System clock selection bit	1		Sub-clock (f(XCIN))		

Timer control register PA		at reset : 02		at power down : 02	W TPAA
PA ₀	Prescaler control bit	0	Stop (state initialize	ed)	
FAU	Frescaler control bit	1	Operating		

	Timer control register W1		at reset : 00002		at power down : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	0		0 Timer 1 count auto-stop circuit not selected		
W 13	bit (Note 2)	•	1	Timer 1 count auto	-stop circuit selected	
W12	Timer 1 control bit	0		Stop (state retained	d)	
VV 12	Timer 1 control bit			Operating		
		W11	W10		Count source	
W11		0	0	Instruction clock (II	NSTCK)	
	Timer 1 count source selection bits	0	1	Prescaler output (C	DRCLK)	
W10		1	0	Timer 5 underflow	signal (T5UDF)	
		1	1	CNTR0 input		

	Timer control register W2		at reset : 00002		at power down : state retained	R/W TAW2/TW2A
W23	CNTR0 output control bit	()	Timer 1 underflow sig	nal divided by 2 output	
VV23	CNTRO output control bit	1		Timer 2 underflow sig	nal divided by 2 output	
W22	Timer 2 control bit	0		Stop (state retained)		
V V Z Z	Timer 2 control bit	•	1	Operating		
1440		W21	W20		Count source	
W21		0	0	System clock (STCK)		
	Timer 2 count source selection bits	0	1	Prescaler output (OR	CLK)	
W20		1	0	Timer 1 underflow sig	nal (T1UDF)	
		1	1	PWM signal (PWMOL	JT)	

	Timer control register W3		at reset : 00002		at power down : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	0		0 Timer 3 count auto-stop circuit not selected		
1 ******	bit (Note 3)		1	Timer 3 count auto	-stop circuit selected	
W32	W22 T 2 11 11)	Stop (state retained)		
VV32	Timer 3 control bit	1		Operating		
		W31	W30		Count source	
W31	Toward countries and affect hite	0	0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits	0	1	Prescaler output (ORCLK)		
W30	(Note 4)	1	0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
 3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").
- 4: Port C output is invalid when CNTR1 input is selected for the timer 3 count source.



	Timer control register W4	at	reset : 00002	at power down : 00002	R/W TAW4/TW4A	
W43	W43 CNTR1 output control bit		CNTR1 output inva	CNTR1 output invalid		
VV-43		1	CNTR1 output valid			
W42	W/4a PWM signal	0	PWM signal "H" interval expansion function invalid			
VV42	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid			
W41	Timer 4 control bit	0	Stop (state retaine	d)		
VV41	Timer 4 control bit	1	Operating			
W40	Was Tiesen A sount course calcution hit	0	XIN input			
VV40	Timer 4 count source selection bit	1	Prescaler output (0	ORCLK) divided by 2		

	Timer control register W5		at reset : 00002		at power down : state retained	R/W TAW5/TW5A
W53	Not used	0		This bit has no fund	ction, but read/write is enabled.	
W52	Timer 5 control bit	0		Stop (state initialized)		
VV32	Timer 3 control bit	•	1 Operating			
		W51	W50		Count value	
W51		0	0	Underflow occurs e	every 8192 counts	
	Timer 5 count value selection bits	0	1	Underflow occurs e	every 16384 counts	
W50	Timer 5 count value selection bits	1	0	Underflow occurs e	every 32768 counts	
		1	1	Underflow occurs e	every 65536 counts	

	Timer control register W6		reset : 00002	at power down : state retained	R/W TAW6/TW6A	
W63	Timer LC control bit	0	Stop (state retaine	d)	•	
W03	Wos Timer LC Control bit	1	Operating			
Wes	W62 Timer LC count source selection bit	0	Bit 4 (T54) of timer 5			
VV02	Timer LC count source selection bit	1	Prescaler output (ORCLK)			
W61	CNTR1 output auto-control circuit	0	CNTR1 output aut	o-control circuit not selected		
VVO1	selection bit	1	CNTR1 output aut	o-control circuit selected		
W60	D7/CNTR0 pin function selection bit	0 D7(I/O)/CNTR0 inp		out		
VV00	(Note 2)	1	CNTR0 input/output	ut/D7 (input)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: CNTR0 input is valid only when CNTR0 input is selected for the timer 1 count source.

	Serial I/O control register J1	at re		reset : 00002	at power down : state retained	R/W TAJ1/TJ1A
		J13	J12		Synchronous clock	
J13		0	0	Instruction clock (II	NSTCK) divided by 8	
	Serial I/O synchronous clock selection bits J12	0	1	Instruction clock (II	NSTCK) divided by 4	
J12		1	0	Instruction clock (INSTCK) divided by 2		
		1	1	External clock (Sch	(input)	
		J11	J10		Port function	
J11		0	0	D6, D5, D4 selected	d/Sck, Sout, Sin not selected	
	Serial I/O port function selection bits	0	1	SCK, SOUT, D4 sele	ected/D6, D5, SIN not selected	
J1 0		1	0	SCK, D5, SIN select	ed/D6, Sout, D4 not selected	
		1	1	SCK, SOUT, SIN sel	ected/D6, D5, D4 not selected	

	A/D control register Q1		at reset : 00002			at power down : state retained	R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit	A/E) con	versi	on mode		
Q 13	A/D operation mode selection bit	Co	mpar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12	Q12	0	0	0	AIN0		
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11	Analog input pin selection bits	0	1	1	AIN3		
		1	0	0	AIN4		
		1	0	1	AIN5		
Q10		1	1	0	AIN6		
		1	1	1	AIN7		

	A/D control register Q2	at	reset : 00002	at power down : state retained	R/W TAQ2/TQ2A
Q23	Q23 P23/AIN3 pin function selection bit		P23		
QZ3	1 23/Alra pin function selection bit	1	AIN3		
Q22	Q22 P22/AIN2 pin function selection bit	0	P22		
QZZ	F 22/Aliv2 pili function selection bit	1	AIN2		
Q21	P21/AIN1 pin function selection bit	0	P21		
QZI	F21/AINT pill function selection bit	1	AIN1		
Q20	Q20 P20/AIN0 pin function selection bit	0	P20		
Q20	F 20/AiNO piri furiction selection bit	1	AIN0		

	A/D control register Q3		reset : 00002	at power down : state retained	R/W TAQ3/TQ3A
Q33 P33/AIN7 pin function selection bit		0	P33		
QJS	1 337AIN7 PIT TUTICUOTI SELECTION DIL	1	AIN7		
Q32	P32/AIN6 pin function selection bit	0	P32		
Q32	P32/AIN6 piri function selection bit	1	AIN6		
Q31	P31/AIN5 pin function selection bit	0	P31		
QST	F31/Ains pill function selection bit	1	AIN5		
Q30	P30/AIN4 pin function selection bit	0	P30		
Q30	P30/AIN4 pin function selection bit	1	AIN4		

Note: "R" represents read enabled, and "W" represents write enabled.



LCD control register L1		at reset : 00002		at power dov	vn : state retained	R/W TAL1/TL1A	
L13	Internal dividing resistor for LCD power	()	2r X 3, 2r X 2			
LI3	supply selection bit (Note 2)	1	l	r X 3, r X 2			
L12	LCD control bit	()	Off			
LIZ		1		On			
		L11	L10	Duty		Bias	3
L11	LCD duty and bias selection bits	0	0		Not av	ailable	
		0	1	1/2		1/2	
L10		1	0	1/3		1/3	
		1	1	1/4		1/3	

	LCD control register L2		reset : 11112	at power down : state retained	W TL2A	
1.20	VLC2/SEC a pin function awitch bit (Note 2)	0	SEG0			
LZ3	L23 VLc3/SEGo pin function switch bit (Note 3)		VLC3			
1.20	L22 VLc2/SEG1 pin function switch bit (Note 4)	0	SEG1			
LZ2	VLC2/SEG1 pin function switch bit (Note 4)	1	VLC2			
1.04	Vi ou/OFCo min function quitab bit (Nata 4)	0	SEG2			
L21	VLC1/SEG2 pin function switch bit (Note 4)	1	VLC1			
1.20	Internal dividing resistor for LCD power	0	Internal dividing res	sistor valid		
L20	supply control bit	1	Internal dividing res	sistor invalid		

	Pull-up control register PU0		reset : 00002	at power down : state retained	R/W TAPU0/ TPU0A
PU03	Port P03 pull-up transistor	0	Pull-up transistor O	FF	
P003	control bit	1	Pull-up transistor O	N	
DUIG	Port P02 pull-up transistor	0 Pull-up transistor OF		FF	
PU02	control bit	1	Pull-up transistor O	N	
DUO	Port P01 pull-up transistor	0	Pull-up transistor O	FF	
PU01	control bit	1	Pull-up transistor ON		
DUO	Port P00 pull-up transistor	0 Pull-up transistor O		FF	
PU00	control bit	1	Pull-up transistor O	N	

	Pull-up control register PU1 at		reset : 00002	at power down : state retained	R/W TAPU1/ TPU1A
PU13	Port P13 pull-up transistor	0	Pull-up transistor O	FF	
PU13	control bit	1	Pull-up transistor O	N	
DUI4 -	Port P12 pull-up transistor	0 Pull-up transistor OF		FF	
PU12	control bit	1	Pull-up transistor O	N	
DI IA	Port P11 pull-up transistor	0	Pull-up transistor O	FF	
PU11	control bit	1	Pull-up transistor O	N	
DUI4 -	Port P10 pull-up transistor	0 Pull-up transistor O		FF	
PU10	control bit	1	Pull-up transistor O	N	

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2: &}quot;r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

^{3:} VLc3 is connected to VDD internally when SEG0 pin is selected.

4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.

Por	Port output structure control register FR0		reset : 00002	at power down : state retained	W TFR0A
FR03	Ports P12, P13 output structure selection	0	N-channel open-dra	ain output	
FR03	bit	1 CMOS output			
ED0s	Ports P10, P11 output structure selection	0 N-channel open-drair		ain output	
FR02	bit	1	CMOS output		
ED0.	Ports P02, P03 output structure selection	0	N-channel open-dra	ain output	
FR01	bit	1	CMOS output		
ED00	Ports P00, P01 output structure selection	0	N-channel open-dra	ain output	
FR00	bit	1	CMOS output		

Port output structure control register FR1		at reset : 00002		at power down : state retained	W TFR1A	
ED40	Don't Do control of the characters and cations his	0	N-channel open-dra	ain output		
FK13	FR13 Port D3 output structure selection bit		CMOS output			
ED4e			N-channel open-drain output			
FR12	Port D2 output structure selection bit	1	CMOS output			
ED4.	Bard Barada da da salar da sa	0	N-channel open-drain output			
FR11	FR11 Port D1 output structure selection bit		CMOS output			
ED4°			N-channel open-drain output			
FR10	Port Do output structure selection bit	1	CMOS output			

Port output structure control register FR2		at reset : 00002		at power down : state retained	W TFR2A	
ED20	Port D=/CNTD0 output atmenture colection hit	0	N-channel open-dra	ain output		
FR23	FR23 Port D7/CNTR0 output structure selection bit		CMOS output			
FR22	FD0-		N-channel open-drain output			
FR22	Port D6/Sck output structure selection bit	1	CMOS output			
FR21	Down Do /Court output atmost up a cleation hit	0	N-channel open-drain output			
FRZ1	Port D5/Sout output structure selection bit	1	CMOS output			
ED0s	Don't D. (Ch.) and an administration and actions hit	0	N-channel open-drain output			
FR20	Port D4/SIN output structure selection bit	1	CMOS output			

Port output structure control register FR3		at reset : 00002		at power down : state retained	W TFR3A	
ED20	Dort D4s sutput structure colection bit	0	N-channel open-dra	ain output		
FR33	FR33 Port P43 output structure selection bit		CMOS output			
ED20	EDO DIRECTOR DE LES		0 N-channel open-drain output			
FR32	Port P42 output structure selection bit	1	CMOS output			
ED2.	Bart BA	0	N-channel open-dra	ain output		
FR31	Port P41 output structure selection bit	1	CMOS output			
ED20		0	N-channel open-drain output			
FR30	Port P40 output structure selection bit	1	CMOS output			

Note: "R" represents read enabled, and "W" represents write enabled.



Key-on wakeup control register K0		at reset : 00002		at power down : state retained	R/W TAK0/ TK0A	
K03	Port P03 key-on wakeup control bit	0	Key-on wakeup not	used		
NU3	For Fos key-on wakeup control bit	1 Key-on wakeup used		ed		
I/Os	No. Dort Doo key on wekeyn central hit		Key-on wakeup not used			
K02	Port P02 key-on wakeup control bit	1	Key-on wakeup used			
K01	Port P01 key-on wakeup control bit	0	Key-on wakeup not used			
NO1	Port For key-on wakeup control bit	1	Key-on wakeup used			
V0o	Port P00 key-on wakeup control bit	0	Key-on wakeup not used			
K00		1	Key-on wakeup used			

	Key-on wakeup control register K1		reset : 00002	at power down : state retained	R/W TAK1/ TK1A	
K10	Dort Die key en wekeyn centrel hit	0	Key-on wakeup not	used		
K13	K13 Port P13 key-on wakeup control bit		Key-on wakeup use	ed		
K12	V4		Key-on wakeup not used			
K 12	Port P12 key-on wakeup control bit	1	Key-on wakeup used			
1/4 /	Bod Barbara and a second bit	0	Key-on wakeup not used			
K11	K11 Port P11 key-on wakeup control bit		Key-on wakeup used			
1/40			Key-on wakeup not used			
K10	Port P10 key-on wakeup control bit	1	Key-on wakeup used			

	Key-on wakeup control register K2		reset : 00002	at power down : state retained	R/W TAK2/ TK2A	
K23	INIT4 pip return condition coloction bit	0	Returned by level			
N23	K23 INT1 pin return condition selection bit		Returned by edge			
K22	INT1 pin key on wekeup central hit	0 Key-on wakeup invalid				
NZ2	INT1 pin key-on wakeup control bit	1	Key-on wakeup valid			
K21	INITO nin return condition coloction hit	0	Returned by level			
NZ1	INT0 pin return condition selection bit	1	Returned by edge			
K20	INTO nin koy on wokoup control hit	0	Key-on wakeup invalid			
K20	INT0 pin key-on wakeup control bit	1	Key-on wakeup valid			

Note: "R" represents read enabled, and "W" represents write enabled.

INSTRUCTIONS

The 4524 Group has the 136 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
Α	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	Т3	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T5	Timer 5
11	Interrupt control register I1 (4 bits)	TLC	Timer LC
12	Interrupt control register I2 (4 bits)	T1F	Timer 1 interrupt request flag
13	Interrupt control register I3 (1 bit)	T2F	Timer 2 interrupt request flag
MR	Clock control register MR (4 bits)	T3F	Timer 3 interrupt request flag
PA	Timer control register PA (1 bit)	T4F	Timer 4 interrupt request flag
W1	Timer control register W1 (4 bits)	T5F	Timer 5 interrupt request flag
W2	Timer control register W2 (4 bits)	WDF1	Watchdog timer flag
W3	Timer control register W3 (4 bits)	WEF	Watchdog timer enable flag
W4	Timer control register W4 (4 bits)	INTE	Interrupt enable flag
W5	Timer control register W5 (4 bits)	EXF0	External 0 interrupt request flag
W6	Timer control register W6 (4 bits)	EXF1	External 1 interrupt request flag
J1	Serial I/O control register J1 (4 bits)	P	Power down flag
Q1	A/D control register Q1 (4 bits)	ADF	A/D conversion completion flag
Q2	A/D control register Q2 (4 bits)	SIOF	Serial I/O transmit/receive completion flag
Q3	A/D control register Q3 (4 bits)	0101	Genal we transmitredere dempletion hag
L1	LCD control register L1 (4 bits)	D	Port D (10 bits)
L2	LCD control register L2 (4 bits)	P0	Port P0 (4 bits)
PU0	Pull-up control register PU0 (4 bits)	P1	Port P1 (4 bits)
PU1	Pull-up control register PU1 (4 bits)	P2	Port P2 (4 bits)
FR0	Port output format control register FR0 (4 bits)	P3	Port P3 (4 bits)
FR1	Port output format control register FR1 (4 bits)	P4	Port P4 (4 bits)
FR2	Port output format control register FR2 (4 bits)	c	Port C (1 bit)
FR3	Port output format control register FR3 (4 bits)		Total (Tall)
K0	Key-on wakeup control register K0 (4 bits)	x	Hexadecimal variable
K1	Key-on wakeup control register K1 (4 bits)	ŷ	Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	z	Hexadecimal variable
X	Register X (4 bits)	p	Hexadecimal variable
Ŷ	Register Y (4 bits)	n	Hexadecimal variable Hexadecimal constant
Ż	Register Z (2 bits)		Hexadecimal constant
DP	Data pointer (10 bits)	li	Hexadecimal constant
]	(It consists of registers X, Y, and Z)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (14 bits)	, 10, 12, 1170	(same for others)
PCH	High-order 7 bits of program counter		(came for others)
PCL	Low-order 7 bits of program counter		Direction of data movement
SK	Stack register (14 bits X 8)	\leftarrow \leftrightarrow	Data exchange between a register and memory
SP	Stack pointer (3 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
RPS	Prescaler reload register (8 bits)		Negate, Flag unchanged after executing instruction
R1	Timer 1 reload register (8 bits)	M(DP)	RAM address pointed by the data pointer
R2	Timer 2 reload register (8 bits)	` ′	Label indicating address a6 a5 a4 a3 a2 a1 a0
R3	Timer 3 reload register (8 bits)	a n a	Label indicating address as a
R4L	Timer 4 reload register (8 bits)	p, a	in page p5 p4 p3 p2 p1 p0
R4L R4H	Timer 4 reload register (8 bits)	l c	Hex. C + Hex. number x
RLC	Timer LC reload register (4 bits)	C +	TIGA. O T FIGA. HUITIDGE A
INLO	Timor Lo reload register (4 bits)	Х	

Note: Some instructions of the 4524 Group has the skip function to unexecute the next described instruction. The 4524 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INDEX LIST OF INSTRUCTION FUNCTION

	K LIST O	F INSTRUCTION FUNCT	ION				
Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	TAB TBA	$(A) \leftarrow (B)$ $(B) \leftarrow (A)$	111, 132 121, 132	transfer	XAMI j	$ \begin{aligned} (A) &\leftarrow \to (M(DP)) \\ (X) &\leftarrow (X)EXOR(j) \\ j &= 0 \text{ to } 15 \end{aligned} $	131, 132
	TAY	$(A) \leftarrow (Y)$	120, 132	egister 1	TMA j	$(Y) \leftarrow (Y) + 1$	105 100
	TYA	$(Y) \leftarrow (A)$	130, 132	RAM to register transfer	TWA	$ (M(DP)) \leftarrow (A) $ $ (X) \leftarrow (X)EXOR(j) $ $ j = 0 \text{ to } 15 $	125, 132
sfer	TEAB	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	121, 132	<u> </u>	LA n	(A) ← n	98, 134
Register to register transfer	TABE	(B) ← (E7–E4) (A) ← (E3–E0)	112, 132		TABP p	n = 0 to 15 $(SP) \leftarrow (SP) + 1$	113, 134
ter to re	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	121, 132			$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	
Regis	TAD	$ (A2-A0) \leftarrow (DR2-DR0) $ $ (A3) \leftarrow 0 $	113, 132			$(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$	
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	121, 132			(PC) ← (SK(SP)) (SP) ← (SP) − 1	
	TAX	$(A) \leftarrow (X)$	120, 132		AM	$(A) \leftarrow (A) + (M(DP))$	92, 134
	TASP	$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$	118, 132	ے	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	92, 134
	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$	98, 132	Arithmetic operation	A n	$(A) \leftarrow (A) + n$ n = 0 to 15	92, 134
RAM addresses	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	99, 132	ithmetic	AND	(A) ← (A) AND (M(DP))	93, 134
RAM ad	INY	(Y) ← (Y) + 1	98, 132	Ar	OR	(A) ← (A) OR (M(DP))	100, 134
<u> </u>	DEY	(Y) ← (Y) − 1	95, 132		SC	(CY) ← 1	104, 134
	ТАМ ј	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$	116, 132		RC SZC	$(CY) \leftarrow 0$ $(CY) = 0 ?$	102, 134 109, 134
transfer	XAM j	j = 0 to 15 $(A) \leftarrow \rightarrow (M(DP))$	131, 132		СМА	$(A) \leftarrow (\overline{A})$	95, 134
RAM to register transfer		$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15			RAR	CY A3A2A1A0	101, 134
RAM to	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$	131, 132				

Note: p is 0 to 63 for M34524M8,

p is 0 to 95 for M34524MC and p is 0 to 127 for M34524ED.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	SB j	$(Mj(DP)) \leftarrow 1$ j = 0 to 3	103, 134		DI	(INTE) ← 0	96, 138
ration	RB j	$(Mj(DP)) \leftarrow 0$	101, 134		EI	(INTE) ← 1	96, 138
Bit operation	SZB j	j = 0 to 3 (Mj(DP)) = 0 ?	109, 134		SNZ0	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0 V10 = 1: NOP	105, 138
		j = 0 to 3			SNZ1	V11 = 0: (EXF1) = 1 ?	105, 138
Comparison operation	SEAM	(A) = (M(DP)) ?	105, 134			After skipping, (EXF1) ← 0 V11 = 1: NOP	
Comp	SEA n	(A) = n ? n = 0 to 15	105, 134		SNZI0	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?	106, 138
	Ва	(PCL) ← a6–a0	93, 136		SNZI1	I22 = 1 : (INT1) = "H" ?	106, 138
Branch operation	BL p, a	(PCH) ← p (PCL) ← a6-a0	93, 136	nterrupt operation		I22 = 0 : (INT1) = "L" ?	
sranch	BLA p	$(PCH) \leftarrow p$	93, 136	.upt op	TAV1	(A) ← (V1)	118, 138
ш		(PCL) ← (DR2–DR0, A3–A0)		Interr	TV1A	(V1) ← (A)	128, 138
	ВМ а	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	94, 136		TAV2	(A) ← (V2)	118, 138
	(PCH) ← 2 (PCL) ← a6–a0		TV2A	(V2) ← (A)	128, 138		
eration	BML p, a	(SP) ← (SP) + 1	94, 136		TAI1	$(A) \leftarrow (I1)$	114, 138
Subroutine operation		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$			TAI2	$(I1) \leftarrow (A)$ $(A) \leftarrow (I2)$	123, 138 114, 138
Subrou	BMLA p	(SP) ← (SP) + 1	94, 136		TI2A	$(12) \leftarrow (A)$	123, 138
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$			TAI3	$(A_0) \leftarrow (I_{30}), (A_{3}-A_{1}) \leftarrow 0$	114, 138
		(PCL) ← (DR2–DR0, A3–A0)			TI3A	(I3o) ← (Ao)	123, 138
	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	103, 136		TPAA	(PA ₀) ← (A ₀)	126, 138
	RT	(PC) ← (SK(SP))	103, 136		TAW1	$(A) \leftarrow (W1)$	119, 138
		$(SP) \leftarrow (SP) - 1$	103, 130		TW1A	$(W1) \leftarrow (W1)$	129, 138
operatic	RTS	(PC) ← (SK(SP)) (SP) ← (SP) − 1	103, 136	peration	TAW2	$(W) \leftarrow (X)$ $(A) \leftarrow (W2)$	119, 138
Return operation				Timer operation	TW2A	(W2) ← (A)	129, 138
					TAW3	(A) ← (W3)	119, 138
					TW3A	(W3) ← (A)	129, 138

Note: p is 0 to 63 for M34524M8, p is 0 to 95 for M34524MC and p is 0 to 127 for M34524ED.



Group- ing	Mnemonic	F INSTRUCTION FU	Page	Group- ing	Mnemonic	Function	Page
	TAW4	(A) ← (W4)	119, 138		T4HAB	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)	110, 140
	TW4A	(W4) ← (A)	129, 138		TR1AB		127, 140
	TAW5	(A) ← (W5)	120, 140		IKIAB	$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$	127, 140
	TW5A	(W5) ← (A)	130, 140		TR3AB	$(R37-R34) \leftarrow (B)$ $(R33-R30) \leftarrow (A)$	128, 140
	TAW6	(A) ← (W6)	121, 140		T4R4L	(T47–T44) ← (R4L7–R4L4)	111, 140
	TW6A	(W6) ← (A)	130, 140		141142	$(T43-T40) \leftarrow (R4L3-R4L0)$,
	TABPS	(B) ← (TPS7–TPS4)	113, 140	ation	TLCA	(LC) ← (A)	125, 140
		$(A) \leftarrow (TPS3-TPS0)$		per			107.110
	TPSAB	(RPS7–RPS4) ← (B)	126, 140	Timer operation	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0	107, 142
		$(TPS7-TPS4) \leftarrow (B)$		=			
		$(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$			SNZT2	V13 = 0: (T2F) = 1 ?	107, 142
		(1F33-1F30) ← (A)				After skipping, (T2F) ← 0	
	TAB1	(B) ← (T17–T14)	111, 140		SNZT3	V20 = 0: (T3F) = 1 ?	107, 142
		(A) ← (T13–T10)				After skipping, (T3F) ← 0	
uo	T1AB	(R17–R14) ← (B)	109, 140		SNZT4	V23 = 0: (T4F) = 1 ?	108, 142
ərati		(T17–T14) ← (B)				After skipping, $(T4F) \leftarrow 0$	
go		(R13–R10) ← (A)					
Timer operation		(T13–T10) ← (A)			SNZT5	V21 = 0: (T5F) = 1 ? After skipping, (T5F) ← 0	108, 142
•	TAB2	(B) ← (T27–T24)	111, 140				
		(A) ← (T23–T20)			IAP0	(A) ← (P0)	97, 142
	T2AB	(R27–R24) ← (B)	110, 140		OP0A	(P0) ← (A)	99, 142
		(T27−T24) ← (B)					
		$(R23-R20) \leftarrow (A)$			IAP1	(A) ← (P1)	97, 142
		(T23−T20) ← (A)			OP1A	(P1) ← (A)	99, 142
	TAB3	(B) ← (T37–T34)	112, 140				
		(A) ← (T33–T30)		ratio	IAP2	(A) ← (P2)	97, 142
	ТЗАВ	(R37–R34) ← (B)	110, 140	Input/Output operation	OP2A	(P2) ← (A)	100, 142
		$(T37-T34) \leftarrow (B)$		utbı	LA DO	(4) (50)	07.440
		$(R33-R30) \leftarrow (A)$ $(T33-T30) \leftarrow (A)$		nt/O	IAP3	(A) ← (P3)	97, 142
		(133-130) ((A)		ldu	ОРЗА	(P3) ← (A)	100, 142
	TAB4	(B) ← (T47–T44)	112, 140				
		(A) ← (T43–T40)			IAP4	(A) ← (P4)	98, 142
	T4AB	(R4L7–R4L4) ← (B)	110, 140		OP4A	(P4) ← (A)	100, 142
		$(T47-T44) \leftarrow (B)$					
		$(R4L3-R4L0) \leftarrow (A)$					
		$(T43-T40) \leftarrow (A)$					

INDEX LIST OF INSTRUCTION FUNCTION (continued)

	NDEX LIST OF INSTRUCTION FUNCTION (continued)							
Group- ing	Mnemonic	Function	Page		Group- ing	Mnemonic	Function	Page
	CLD	(D) ← 1	94, 142			TAL1	(A) ← (L1)	116, 144
	RD	$(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 9$	102, 142		operation	TL1A	(L1) ← (A)	124, 144
	SD	(D(Y)) ← 1	104, 142		ГСБ	TL2A	$(L2) \leftarrow (A)$	124, 144
	SD	(Y) = 0 to 9	104, 142			TABSI	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$	113, 144
	SZD	(D(Y)) = 0? (Y) = 0 to 9	109, 142			TSIAB	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$	128, 144
	RCP	$(C) \leftarrow 0$	102, 142		eration	SST	(SIOF) ← 0 Serial I/O starting	108, 144
	SCP	(C) ← 1	104, 142		Serial I/O operation	SNZSI	V23=0: (SIOF)=1? After skipping, (SIOF) ← 0	107, 144
	TAPU0	(A) ← (PU0)	117, 142		Seri	TAJ1	(A) ← (J1)	115, 144
<u>ر</u>	TPU0A	(PU0) ← (A)	126, 142			TJ1A	$(J1) \leftarrow (A)$	123, 144
peration	TAPU1	(A) ← (PU1)	117, 142			TABAD	In A/D conversion mode ,	112, 146
Input/Output operation	TPU1A	(PU1) ← (A)	126, 142			IABAD	(B) \leftarrow (AD9–AD6) (A) \leftarrow (AD5–AD2)	112, 146
Input/C	TAK0	(A) ← (K0)	124, 144				In comparator mode, (B) ← (AD7–AD4)	
	TK0A	(K0) ← (A)	115, 144				$(A) \leftarrow (AD3-AD0)$	
	TAK1	(A) ← (K1)	124, 144			TALA	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$	116, 146
	TK1A	(K1) ← (A)	115, 144			TADAB	(AD7–AD4) ← (B)	114, 146
	TAK2	(A) ← (K2)	124, 144				$(AD3-AD0) \leftarrow (A)$,
	TK2A	(K2) ← (A)	115, 144		tion	ADST	(ADF) ← 0 A/D conversion starting	92, 146
	TFR0A	(FR0) ← (A)	122, 144		A/D operati	SNZAD	V22 = 0: (ADF) = 1 ?	106, 146
	TFR1A	(FR1) ← (A)	122, 144		A/D		After skipping, (ADF) ← 0	123, 110
	TFR2A	(FR2) ← (A)	122, 144			TAQ1	(A) ← (Q1)	117, 146
	TFR3A	(FR3) ← (A)	122, 144			TQ1A	(Q1) ← (A)	127, 146
	CMCK	Ceramic resonator selected	95, 144			TAQ2	(A) ← (Q2)	117, 146
ration	CRCK	RC oscillator selected	95, 144			TQ2A	(Q2) ← (A)	127, 146
Clock operation	TAMR	$(A) \leftarrow (MR)$	116, 144			TAQ3	(A) ← (Q3)	118, 146
<u>ල</u>	TMRA	(MR) ← (A)	125, 144			TQ3A	(Q3) ← (A)	127, 146

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page
	NOP	(PC) ← (PC) + 1	99, 146
	POF	Transition to clock operating mode	101, 146
	POF2	Transition to RAM back-up mode	101, 146
	EPOF	POF, POF2 instructions valid	96, 146
	SNZP	(P) = 1 ?	106, 146
Other operation	DWDT	Stop of watchdog timer function enabled	96, 146
Other	WRST	(WDF1) = 1? After skipping, $(WDF1) \leftarrow 0$	130, 146
	RBK*	When TABP p instruction is executed, $P_{6} \leftarrow 0$	102, 146
	SBK*	When TABP p instruction is executed, $P_{6} \leftarrow 1$	104, 146
	SVDE	At power down mode, voltage drop detection circuit valid	108, 146

Note: *(RBK, SBK) cannot be used in the M34524M8.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

1 n (Add n	and accumulator)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	. lag c .				
	16	1	1	_	Overflow = 0			
Operation:	$(A) \leftarrow (A) + n$ n = 0 to 15	Grouping: Description	register A, The contents Skips the r overflow as Executes t	ralue n in and stores of carry flament instructs the result the next instructs.	the immediate field to a result in register A. g CY remains unchanged. ction when there is no of operation. struction when there is of operation.			
ADST (A/D	conversion STart)	•						
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
		1	1	_	_			
Operation:	(ADF) ← 0	Grouping:	A/D conve	sion opera	ation			
	Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting (Q13 : bit 3 of A/D control register Q1)	Description: Clears (0) to A/D conversion completic flag ADF, and the A/D conversion at the A/C conversion mode (Q13 = 0) or the compartor operation at the comparator mode (Q13 = 1) is started.						
AM (Add a	ccumulator and Memory)	1						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	_	_			
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation				
		Description	Stores the	result in re	f M(DP) to register A. egister A. The contents ins unchanged.			
AMC (Add	accumulator, Memory and Carry)							
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 0 0 0 0 0 1 0 1 1 ₂ 0 0 B ₁₆	1	1	0/1	_			
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	Grouping: Description		ontents of ster A. Sto	M(DP) and carry flag res the result in regis- Y.			

AND (logic	al AND between accumulator and memory)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 0 0 1 1 0 0 0 2 0 1 8	words	cycles					
		1	1	_	-			
Operation:	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping:	Arithmetic	operation				
			: Takes the	AND opera	ation between the con-			
		tents of register A and the con M(DP), and stores the result in regi						
B a (Branc	h to address a)	1						
Instruction		Number of	Number of	Flag CY	Skip condition			
code	0 1 1 a6 a5 a4 a3 a2 a1 a0 2 1 8 a 16	words 1	cycles					
		'	1	_				
Operation:	(PCL) ← a6 to a0	Grouping:	Branch ope					
		Description			: Branches to address			
		Note:	a in the identical page. Specify the branch address within the p including this instruction.					
BL p, a (Br	ranch Long to address a in page p) D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 1 1 1 p4 p3 p2 p1 p0 2 0 E p	words	cycles					
	1 p6 p5 a6 a5 a4 a3 a2 a1 a0 2 2 p a a 16	2	2	_				
	1 p6 p5 a6 a5 a4 a3 a2 a1 a0 2 +p +a a 16	Grouping:	Branch ope					
Operation:	(PCH) ← p	Description			: Branches to address			
	(PCL) ← a6 to a0	Note:	a in page p		24M8 and n is 0 to 95			
		Note.	Note: p is 0 to 63 for M34524M8, for M34524MC, and p is M34524ED.					
DI A m /Dm								
	anch Long to address (D) + (A) in page p)	Ni	Ni. mali C	Flat OX	Oldan and Pro			
Instruction code	D9 D0 0 0 0 1 0 0 0 0 0 1 0	Number of words	Number of cycles	Flag CY	Skip condition			
code		2	2	-	-			
	1 p6 p5 p4 0 0 p3 p2 p1 p0 2 2 p p p p 16	Grouping:	Branch on	eration				
Operation:	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Grouping: Branch operation Description: Branch out of a page: Branches to add (DR2 DR1 DR0 A3 A2 A1 A0)2 specified registers D and A in page p. Note: p is 0 to 63 for M34524M8, and p is 0 to						
			M34524ED	•	d p is 0 to 127 for			

BM a (Bran	nch and Mark to address a in page 2)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 1 a a	words	cycles				
	0 1 0 40 45 47 45 42 41 45 2 1 4 4 16	1	1	_	_		
Operation:	(SP) ← (SP) + 1	Grouping:	Subroutine	call opera	ation		
-	$(SK(SP)) \leftarrow (PC)$	Description	: Call the s	ubroutine	in page 2 : Calls the		
	(PCH) ← 2		subroutine	at address	s a in page 2.		
	(PCL) ← a6–a0	Note:	Subroutine	e extendir	ig from page 2 to an-		
			other page	e can also	be called with the BM		
			instruction	when it sta	arts on page 2.		
			Be careful	not to over	the stack because the		
			maximum l	evel of sub	routine nesting is 8.		
BML p, a (Branch and Mark Long to address a in page p)						
Instruction	_D9	Number of	Number of	Flag CY	Skip condition		
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p	words	cycles				
		2	2	_	_		
	1 p6 p5 a6 a5 a4 a3 a2 a1 a0 2 p +a a a6						
		Grouping:	Subroutine				
Operation:	(SP) ← (SP) + 1	Description			Calls the subroutine a		
	$(SK(SP)) \leftarrow (PC)$	Nata	address a		04140		
	(PCH) ← p	Note:		p is 0 to 63 for M34524M8, and p is 0 to 95			
	(PCL) ← a6–a0		for M34524MC, and p is 0 to 127 for M34524ED.				
					the stack because the		
					routine nesting is 8.		
			maximum	evel of Sub	Toutine nesting is 6.		
	Branch and Mark Long to address (D) + (A) in page p	<u> </u>		E 01/	01: 1:::		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 1 0 0 0 0 0 2 0 3 0 16	2	2	_	_		
	1 p6 p5 p4 0 0 p3 p2 p1 p0 2 2 pp p p 16		_				
	1 p6 p5 p4 0 0 p3 p2 p1 p0 2 2 +p p p 16	Grouping:	Subroutine	call opera	ation		
Operation:	$(SP) \leftarrow (SP) + 1$	Description	: Call the su	broutine:	Calls the subroutine at		
	$(SK(SP)) \leftarrow (PC)$		•		Ro A3 A2 A1 A0)2 speci-		
	$(PCH) \leftarrow p$				nd A in page p.		
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:	•		4M8, and p is 0 to 95 for		
					to 127 for M34524ED.		
					the stack because the		
			maximum i	evel of sub	routine nesting is 8.		
CLD (CLea	• • •	T	ı	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles				
		1	1	_	_		
Operation:	(D) ← 1	Grouping:	Input/Outp	ut operation	n		
			: Sets (1) to				
			, ,				

CMA (Colv	Iplement of Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 0 0 2	1	1	_	-
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping: Description	Arithmetic : Stores the A's conten	one's co	mplement for registe er A.
CMCK (Cld	ock select: ceraMic oscillation ClocK)				
Instruction code	D9 D0 1 0 1 0 0 1 1 0 0 1 0 2 9 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	Ceramic oscillation circuit selected	Grouping:	Other oper	ation	
		Description	: Selects the stops the c		oscillation circuit and
CRCK (Clo	ock select: Rc oscillation ClocK) D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 1 1 ₂ 2 9 B ₁₆	words 1	cycles 1	_	_
Operation:	RC oscillation circuit selected	Grouping: Description	Other oper Selects the the on-chip	e RC oscill	lation circuit and stops
DEY (DEcr	rement register Y)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 1 1 1 2 0 1 7	1	1	_	(Y) = 15
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping: Description	As a resultents of required is skipped.	1 from the It of subtra gister Y is When the	contents of register Y. action, when the con- 15, the next instruction contents of register Y struction is executed.

DI (Disable	e Interrupt)				
Instruction code	D9 D0 0 0 0 0 0 1 0 0 0 0 4 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	=
Operation:	$(INTE) \leftarrow 0$	Grouping:	Interrupt co	ontrol oper	ation
		Description	disables th	e interrupt	
		Note:			by executing the DI in- ing 1 machine cycle.
DWDT (Dis	sable WatchDog Timer)	•			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	Stop of watchdog timer function enabled	Grouping:	Other oper	ation	
		Description		struction	timer function by the after executing the
EI (Enable Instruction code	Interrupt) D9	Number of words	Number of cycles	Flag CY	Skip condition
			·		
Operation:	(INTE) ← 1	Grouping:	Interrupt co		
		Description			enable flag INTE, and
		Nata.	enables the		
		Note:	•		by executing the EI in- ing 1 machine cycle.
EPOF (Ena	able POF instruction)	•			
Instruction	D9 D0 0 0 1 0 1 1 0 1 1 0 5 B	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 1 1 0 1 1 2 0 3 1 16	1	1	-	-
Operation:	POF instruction, POF2 instruction valid	Grouping:	Other oper		
		Description			te after POF or POF2 xecuting the EPOF in-

	Accumulator from port P0)				
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 1 0 0 0 0 2 2 0 0 16	1	1	-	-
Operation:	(A) ← (P0)	Grouping:	Input/Outp	ut operatio	n
•					port P0 to register A
IAP1 (Inpu	: Accumulator from port P1)				
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(A) ← (P1)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers f	the input of	port P1 to register A
	Accumulator from port P2)				
Instruction code	D9 D0 1 1 0 0 0 1 0 2 2 6 2 ₁₆	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	$(A) \leftarrow (P2)$	Grouping:	Input/Outp		
IAD2 (Inqui	: Accumulator from port P3)	Description	. Handler	ine input of	port P2 to register A
IAF 3 (III)Pu	D9 D0	Number of	Number of	Flag CY	Skip condition
		words	cycles		
Instruction code	1 0 0 1 1 0 0 0 1 1 2 6 3	Words			
Instruction	1 0 0 1 1 0 0 0 1 1 2 2 6 3	1	1	_	_

IAP4 (Inpu	t Accumulator from port P4)							
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
coue	1 0 0 1 1 0 0 1 0 0 1 0 0 1 6 1	1	1	_	-			
Operation:	(A) ← (P4)	Grouping:	Input/Outp	ut operatio	n			
					port P4 to register A.			
INY (INcre	ment register Y)							
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	-	(Y) = 0			
Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addr	esses				
		Description: Adds 1 to the contents of register Y. As sult of addition, when the content register Y is 0, the next instruction skipped. When the contents of register not 0, the next instruction is executed.						
	d n in Accumulator)			EL 01/	01: 1:::			
Instruction code	D9 D0 0 0 1 1 1 1 n n n n n 0 7 n to	Number of words	Number of cycles	Flag CY	Skip condition			
	0 0 0 1 1 1 1 1 1 1 1 2 0 7 1 1 16	1	1	_	Continuous description			
Operation:	$(A) \leftarrow n$	Grouping:	Arithmetic	operation				
	n = 0 to 15	Description		value n in	the immediate field to			
			register A.	I A ! I	Cara and an Cara and			
					tions are continuously I, only the first LA in			
			struction	is exec	uted and other LA			
LXY x. v (l	Load register X and Y with x and y)							
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
	1 1 x3 x2 x1 x0 y3 y2 y1 y0 ₂ 3 x y ₁₆	1	1	-	Continuous description			
Operation:	$(X) \leftarrow x x = 0 \text{ to } 15$	Grouping:	RAM addr	esses				
	$(Y) \leftarrow y \ y = 0 \ \text{to} \ 15$	Description			the immediate field to			
		register X, and the value y in the imr						
			field to re	gister Y. V	nen the LXY instruc			
			tions are c	ontinuousl	y coded and executed			
			tions are conly the fi	ontinuousl	y coded and executed struction is executed			
			tions are conly the fi	ontinuousl rst LXY ir LXY instru	y coded and executed			

	register Z with z)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 1 0 0 1 0 21 20 2 0 4 8 +z 16	words	cycles				
		1	1	_	_		
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping:	RAM addre	esses			
		Description	: Loads the	value z in	the immediate field to		
			register Z.				
NOP (No C	Peration)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16	words	cycles	_			
		1	1	_			
Operation:	$(PC) \leftarrow (PC) + 1$	Grouping:	Other oper	ration			
		Description	•		1 to program counte nain unchanged.		
OP0A (Out	put port P0 from Accumulator) D9 D0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 16	Number of words	Number of cycles	Flag CY	Skip condition		
	(70)						
Operation:	$(P0) \leftarrow (A)$	Grouping:	Input/Outp		n s of register A to por		
			P0.				
	tput port P1 from Accumulator)	I		= 0\/			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
coue	1 0 0 0 1 0 0 0 1 1 2 2 2 1 16	1	1	_	_		
Operation:	(P1) ← (A)	Grouping:	Input/Outp	ut operatio	n		
		Grouping: Input/Output operation Description: Outputs the contents of register A P1.					

OD24 (O	E INSTRUCTIONS (INDEX BY ALPHABET)		-					
Instruction	tput port P2 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	riag C1	Skip condition			
		1	1	_	_			
Operation:	(P2) ← (A)	Grouping:	Input/Outp	ut operation	n			
		Description	: Outputs the P2.	ne content	s of register A to port			
OP3A (Out	tput port P3 from Accumulator)							
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
	1 0 0 0 1 0 0 1 1 1 2 2 2 3 16	1	1	-	-			
Operation:	(P3) ← (A)	Grouping:	Input/Outp	ut operation	n			
		Description	: Outputs th P3.	ne content	s of register A to port			
OP4A (Ou	tput port P4 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 0 1 0 0 1 0 0 2 2 2 4 16	words	cycles	1 lag C1	OKIP CONTRIBUTION			
				_	_			
Operation:	(P4) ← (A)	Grouping: Description	Input/Outp		on s of register A to port			
		Description	P4.	ie comen	S OF TEGISLET A TO POIT			
OR (logica	I OR between accumulator and memory)							
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
Code	0 0 0 0 1 1 0 0 1 2 0 1 9 16	1	1	_	-			
Operation:	$(A) \leftarrow (A) OR (M(DP))$	Grouping: Description	tents of r	OR opera egister A				

(-	er OFf1)																	
Instruction code	D9					D ₀	1		_		l	Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 0	0 0	0	0	0 1	0	2	0	0	2	16	1	1	_	-			
Operation:	Transition to	clock or	perati	ng m	ode							Grouping:	Other ope	ration				
				3								Description			ock operating state b			
												-			struction after execut			
													ing the EP	OF instruc	tion.			
												Note:			n is not executed before			
													_		ction, this instruction is			
													equivalent	to the NOP	instruction.			
POF2 (Pov	ver OFf2)																	
Instruction	D9					D ₀						Number of	Number of	Flag CY	Skip condition			
code	0 0 0	0 0	0	1	0 0	0	2	0	0	8	16	words	cycles					
				,	ļ						110	1	1	_	_			
Operation:	Transition to	RAM b	ack-u	p mo	de							Grouping:	Other oper					
												Description		-	RAM back-up state by			
													_		2 instruction after ex			
												Note:	ecuting the EPOF instruction. If the EPOF instruction is not executed before					
												NOIG.			ction, this instruction is			
													_		instruction.			
RAR (Rota	te Accumula	ator Ri	ght)															
Instruction	D9					D ₀						Number of	Number of	Flag CY	Skip condition			
code	0 0 0	0 0	1	1	1 0	1	2	0	1	D	16	words	cycles	0/4				
												1	1	0/1	_			
Operation:	ightarrow CY $ ightarrow$	A3A2A1	1 A 0									Grouping:	Arithmetic					
												Description: Rotates 1 bit of the contents of regis						
													-	e contents	of carry flag CY to the			
													right.					
RB j (Rese						D ₀						Number of	Number of	Flag CY	Skip condition			
code	D9	4 0		4	4 :	D0	1		4	С	l	words	cycles	riag C i	Skip condition			
coue	0 0 0	1 0	0	1	1 j	J	2	0	4	C +j	16	1	1	_	-			
Operation:	(Mj(DP)) ← ()										Grouping:	Bit operation	on				
•	j = 0 to 3														its of bit j (bit specified			
												•			e immediate field) o			
													M(DP).	•	,			
													•					

RBK (Rese	ot Ponk	floa	\											
Instruction	D9						D ₀				Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0	1 0	0	0	0 0	0	2 0	4	0 16	1	1	-	_
Operation:	When T	ABP	p instru	uction	is exe	ecuted,	P6 ←	- 0				when the 1	ring data a	area to pages 0 to 63 truction is executed. d in M34524M8.
RC (Reset	Carry fl	ag)												
Instruction	D9 0	0	0 0	0	0	1 1	D ₀] ₀ [0	0	6 16	Number of words	Number of cycles	Flag CY	Skip condition
				1 0		. .		l2 Ľ		16	1	1	0	-
Operation:	(CY) ←	0									Grouping:	Arithmetic : Clears (0)		
RCP (Rese		;)									Niversham of	Neverbarat	Flar OV	Chin andition
Instruction code	D9 1 0	1	0 0	0	1	1 0	D ₀	2	8	C 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(C) ← 0	1									1 Grouping:	1 Input/Outp	- ut operatio	
Operation.	(∪) ← ∪	,										: Clears (0)		11
RD (December			:¢:			- 10								
RD (Reset	D9 D9	spec	inea c	у ге	giste	r Y)	D ₀				Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 0	1	0	1 0	0	0	1	4 16	words	cycles	. iag c .	
				1 .		. •	1 -]2 [1.	16	1	1	_	_
Operation:	(D(Y)) ← Howeve (Y) = 0	er,									Grouping: Description	Input/Outp : Clears (0) ister Y.		n oort D specified by reg-

RT (ReTuri	n from	subi	outi	ne)																	
Instruction	D9	0 0	1	0	0	0	1	0	_	00	0	T	4	4	1	Number of words	Number of cycles	Flag CY	Skip condition		
oouc	0	0 0		0	U	U	1	0		2			4	4	16	1	2	_	_		
Operation:		← (Sk ← (SP)												Grouping: Description	Return opens of Returns for called the	rom subr	outine to the routing		
RTI (ReTu	rn fror	n Inte	rrup	t)																	
Instruction code	D9	0 0	1	0	0	0	1	1	_	00	0	T	4	6]	Number of words	Number of cycles	Flag CY	Skip condition		
		•	•													1	1	_			
Operation:		← (Sŀ ← (SF)												Grouping: Return operation Description: Returns from interrupt service rout main routine. Returns each value of data pointer (X, carry flag, skip status, NOP mode state the continuous description of the LA/L struction, register A and register B states just before interrupt.					
RTS (ReTu	ırn fro	m su	brou	tine	an	d SI	kip))													
Instruction code	D9	0 0	1	0	0	0	1	0	[) ₀	0	T	4	5]	Number of words	Number of cycles	Flag CY	Skip condition		
										2					16	1	2	_	Skip at uncondition		
Operation:		← (Sk ← (SF)												Grouping: Return operation Description: Returns from subroutine to the rou called the subroutine, and skips the nestruction at uncondition.					
SB j (Set E	Bit)																				
Instruction code	D9	0 0	1	0	1	1	1	l i	j	D 0	0	T	5	C +j	1	Number of words	Number of cycles	Flag CY	Skip condition		
		0 0	<u> </u>		'	'	'	J	1	2	L		<u> </u>	<u>+j</u>	16	1	1	-			
Operation:	(Mj(E j = 0	P)) ← to 3	1													Grouping: Description		e contents	of bit j (bit specified by nediate field) of M(DP)		

CDIV (Cat I		\									,					
SBK (Set I		<u>g)</u>					_						Ni walana af	FI 0)/	01: 1::	
Instruction code	D9	Τ_	4 0	Τ.			D ₀	1 [Τ.	7	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0	0	1 0	0	0	0 0	1	_ 0	4	1	16	1	1	-	-	
Operation:	n: When TABP p instruction is executed, P6 ← 1						Grouping:	Other oper	ration							
•			•			•									rea to pages 64 to 127	
												Note: This in	when the Tastruction can	TABP p ins not be use	truction is executed. d in M34524M8. area is pages 64 to 95.	
SC (Set Ca	arry flag)										•				
Instruction code	D9 0	0	0 0	0	0	1 1	D ₀]_ [0	0	7	7	Number of words	Number of cycles	Flag CY	Skip condition	
		1 -		1 "		. .	1 -]2 [16	1	1	1	-	
Operation:	$(CY) \leftarrow$	1										Grouping:	Arithmetic	operation		
												Description	: Sets (1) to	carry flag	CY.	
SCP (Set Finstruction code	Port C) D9 1 0	1	0 0	0	1	1 0	D ₀] ₂ [2	8	D	16	Number of words	Number of cycles	Flag CY	Skip condition	
													·			
Operation:	(C) ← 1	l										Grouping: Input/Output operation Description: Sets (1) to port C.				
						Description	: Sets (1) to	port C.								
SD (Set po	ort D one	oific	ad by r	ogio	tor V	<u> </u>										
Instruction	D9	CITIE	u by i	egis	lei i)	Do					Number of	Number of	Flag CY	Skip condition	
code	0 0	0	0 0	1	0	1 0	1	0	1	5		words	cycles	lag 01	Omp containon	
		1 "		1 '		. 0	1 ']2 [16	1	1	_	-	
Operation:	(D(Y)) ← 1							Grouping: Input/Output operation								
	(Y) = 0	to 9										Description	: Sets (1) to ter Y.	a bit of po	rt D specified by regis-	

SFA n (Ski	p Equal, Accumulator with immediate data n)	•					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles	l sag o s			
	0 0 0 1 0 0 1 0 1 2 0 2 0 16	2	2	_	(A) = n		
	0 0 0 1 1 1 n n n n ₂ 0 7 n ₁₆	Grouping:	Compariso	n operatio	n		
Operation:	(A) = n ?	Description			uction when the con-		
	n = 0 to 15		tents of reg	gister A is	equal to the value n in		
			the immed	iate field.			
					truction when the con-		
			-		not equal to the value n		
			in the imm	ediate field			
SFAM (Ski	p Equal, Accumulator with Memory)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 1 0 0 1 1 0 0 2 6	words	cycles				
	0 0 0 1 0 0 1 1 0 0 1 1 0 16	1	1	_	(A) = (M(DP))		
Operation:	(A) = (M(DP))?	Grouping:	Compariso	n operatio	n		
•		Description			uction when the con-		
			tents of reg	gister A is e	equal to the contents of		
			M(DP).				
			Executes the next instruction when the con-				
		tents of register A is not equal to the					
			contents of	f M(DP).			
CN70 (Skir	o if Non Zero condition of external 0 interrupt reques	et flog)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles	l and a	Citip Containen		
	16	1	1	_	V10 = 0: (EXF0) = 1		
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping: Interrupt operation					
	After skipping, (EXF0) \leftarrow 0	Description: When V10 = 0 : Skips the next instruction					
	V10 = 1: SNZ0 = NOP	when external 0 interrupt request flag EXF0					
	(V10 : bit 0 of the interrupt control register V1)	is "1." After skipping, clears (0) to the EXF0					
			•		0 flag is "0," executes		
			the next in				
			lent to the		instruction is equiva-		
CN71 (Skir	o if Non Zero condition of external 1 interrupt reques	t flog)	lent to the	INOF IIISIII	action.		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	$\begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 3 & 9 \end{bmatrix}$	words	cycles	1.9			
	16	1	1	_	V11 = 0: (EXF1) = 1		
Operation:	V11 = 0: (EXF1) = 1 ?	Grouping: Interrupt operation					
- 4	After skipping, (EXF1) \leftarrow 0	Description: When V11 = 0 : Skips the next instruction					
	V11 = 1: SNZ1 = NOP	when external 1 interrupt request flag EXF1					
	(V11 : bit 1 of the interrupt control register V1)	is "1." After skipping, clears (0) to the EXF1					
		flag. When the EXF1 flag is "0," executes					
		the next instruction.					
					instruction is equiva-		
			lent to the	NOP instru	iction.		



SNZAD (S	kip if Non Zero condition of A/D conversion completi	on flag)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 0 0 0 1 1 1 1 2 2 8 7	1	1	_	V22 = 0: (ADF) = 1	
Operation:	V22 = 0: (ADF) = 1? After skipping, (ADF) \leftarrow 0 V22 = 1: SNZAD = NOP (V22: bit 2 of the interrupt control register V2)	Grouping: Description	when A/D is "1." Afte flag. When next instru	= 0 : Skip conversion r skipping the ADF f ction. = 1 : This	os the next instruction in completion flag ADF in clears (0) to the ADF lag is "0," executes the instruction is equiva-	
SNZIO (Ski	p if Non Zero condition of external 0 Interrupt input	oin)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 0 1 1 1 1 0 1 0 2 0 3 A 16	1	1	_	I12 = 0 : (INT0) = "L" I12 = 1 : (INT0) = "H"	
Operation:	I12 = 0 : (INT0) = "L" ? I12 = 1 : (INT0) = "H" ? (I12 : bit 2 of the interrupt control register I1)	Grouping: Interrupt operation Description: When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L." Exect the next instruction when the level of I pin is "H." When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." Exect the next instruction when the level of I pin is "L."				
SNZI1 (Ski	p if Non Zero condition of external 1 Interrupt input	oin)	pto			
Instruction	D9 D0 D0 0 0 1 1 1 0 1 1 2 0 3 B 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1		I22 = 0 : (INT1) = "L" I22 = 1 : (INT1) = "H"	
Operation:	I22 = 0 : (INT1) = "L" ? I22 = 1 : (INT1) = "H" ? (I22 : bit 2 of the interrupt control register I2)	Grouping: Interrupt operation Description: When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L." Executes the next instruction when the level of INT1 pin is "H." When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." Executes the next instruction when the level of INT1				
CNZD (Clair	o if Non-Zoro condition of Dower down floor		pin is "L."			
Instruction	p if Non Zero condition of Power down flag) Do Do	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 1 1 2 0 0 3	words 1	cycles 1	_	(P) = 1	
Operation:	(P) = 1 ?	Grouping: Description	etion when the P flag is P flag remains un-			



SNZSI (Sk	ip if Non Zero condition of Serial I/o interrupt reques	t flag)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 1 0 0 0 1 0 0 0 2 2 8 8 16	words 1	cycles 1	_	V23 = 0: (SIOF) = 1			
					. ,			
Operation:	V23 = 0: (SIOF) = 1 ?	Grouping:	Serial I/O o	<u> </u>				
	After skipping, (SIOF) \leftarrow 0 V23 = 1: SNZSI = NOP (V23 = bit 3 of interrupt control register V2)	Description: When V23 = 0 : Skips the next instruction when serial I/O interrupt request flag SIOF is "1." After skipping, clears (0) to the SIOF flag. When the SIOF flag is "0," executes the next instruction. When V23 = 1 : This instruction is equivalent to the NOP instruction.						
SNZT1 (Sk	kip if Non Zero condition of Timer 1 interrupt request	flag)						
Instruction	D9 D0 1 0 1 0 0 0 0 0 0 0 2 8 0 40	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	_	V12 = 0: (T1F) = 1			
Operation:	V12 = 0: (T1F) = 1 ?	Grouping:	Timer oper	ation				
	After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)	Description: When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction.						
SNZT2 (Sk	kip if Non Zero condition of Timer 2 interrupt request	flag)						
Instruction	D9 D0 1 0 1 0 0 0 0 0 1 2 8 1	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	_	V13 = 0: (T2F) = 1			
Operation:	V13 = 0: (T2F) = 1 ?	Grouping: Timer operation						
	After skipping, (T2F) \leftarrow 0	Description: When V13 = 0 : Skips the next instruction						
	V13 = 1: SNZT2 = NOP	when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equiva-						
	(V13 = bit 3 of interrupt control register V1)							
			lent to the	NOP instru	uction.			
SNZT3 (Sk	kip if Non Zero condition of Timer 3 interrupt request	flag)						
Instruction	D9 D0	Number of	Number of cycles	Flag CY	Skip condition			
code	1 0 1 0 0 0 0 1 0 2 2 8 2 16	words 1	1	_	V20 = 0: (T3F) = 1			
Operation:	V20 = 0: (T3F) = 1 ?	Grouping:	Timer oper	ation				
Operation.	After skipping, (T3F) \leftarrow 0	Description: When V20 = 0 : Skips the next instruction when timer 3 interrupt request flag T3F is "1." After skipping, clears (0) to the T3F flag. When the T3F flag is "0," executes the						
	V20 = 1: SNZT3 = NOP							
	(V20 = bit 0 of interrupt control register V2)							
	,							
		1	_	next instruction.				
			next instru	ction.				
					instruction is equiva-			



	ip if Non Zero condition of Timer 4 inerrupt request					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	l lag O l	OKIP CONDITION	
	16	1	1	_	V23 = 0: (T4F) = 1	
Operation:	V23 = 0: (T4F) = 1 ?	Grouping:	Timer ope	ration		
-	After skipping, $(T4F) \leftarrow 0$	Description	: When V23	s = 0 : Ski	os the next instruction	
	V23 = 1: SNZT4 = NOP		when time	er 4 interru	ipt request flag T4F is	
	(V23 = bit 3 of interrupt control register V2)		"1." After	skipping,	clears (0) to the T4F	
			flag. Wher	the T4F f	lag is "0," executes the	
			next instru	ction.		
			When V23	s = 1 : This	s instruction is equiva-	
			lent to the	NOP instr	uction.	
SNZT5 (Sk	tip if Non Zero condition of Timer 5 inerrupt request	flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 1 0 0 2 8 4	words	cycles			
	16	1	1	_	V21 = 0: (T5F) = 1	
Operation:	V21 = 0: (T5F) = 1 ?	Grouping:	Timer oper	ration		
•	After skipping, (T5F) \leftarrow 0				os the next instruction	
	V21 = 1: SNZT5 = NOP	_			pt request flag T5F is	
	(V21 = bit 1 of interrupt control register V2)				clears (0) to the T5F	
			flag. When	the T5F fl	ag is "0," executes the	
			next instru	ction.		
			When V21	= 1 : This	instruction is equiva-	
		lent to the NOP instruction.				
SST (Seria	l i/o transmission/reception STart)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 1 1 1 1 0 ₂ 2 9 E ₁₆	words	cycles			
	10	1	1	_	-	
Operation:	(SIOF) ← 0	Grouping: Serial I/O operation				
	Serial I/O transmission/reception start	Description: Clears (0) to SIOF flag and starts serial I/O.				
OVDE (0.4	Valta de Data des Espela fla el					
Instruction	Voltage Detector Enable flag) Do Do	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 1 0 0 1 1 2 9 3	words	cycles	1.149 01	Omp condition	
0000	1 0 1 0 0 1 0 0 1 1 2 2 9 3 16	1	1	-	-	
Operation:	At power down mode, voltage drop detection circuit valid	Grouping: Other operation				
260.000	F	Description: Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode) when VDCE pin is "H".				
		1				

SZB i (Skir	o if Zero, Bit)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 0 j j 2 0 2 j	words	cycles		'
	16	1	1	_	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DP)) = 0 ?	Grouping:	Bit operation	on	
	j = 0 to 3	Description	: Skips the	next instr	uction when the con-
			the immed	iate field) on the next ins	cified by the value j in of M(DP) is "0." struction when the contist "1."
SZC (Skip	if Zero, Carry flag)	1			
Instruction	D9 D0 0 0 0 1 0 1 1 1 1 0 0 2 F 40	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 1 1 1 1 2 0 2 1 16	1	1	_	(CY) = 0
Operation:	(CY) = 0 ?	Grouping:	Arithmetic	operation	
		Description: Skips the next instruction when the tents of carry flag CY is "0." After skipping, the CY flag remains changed. Executes the next instruction when the tents of the CY flag is "1."			
SZD (Skip	if Zero, port D specified by register Y)				
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 1 0 1 1 2 0 2 B ₁₆	2	2	_	(D(Y)) = 0 (Y) = 0 to 7
Operation:	(D(Y)) = 0 ?	Grouping:	Input/Outp	ut operation	on
	(Y) = 0 to 7	Description	D specified	by registe	ction when a bit of port er Y is "0." Executes the the bit is "1."
T1AB (Trai	nsfer data to timer 1 and register R1 from Accumula	tor and reg	ister B)		
Instruction code	D9 D0 1 1 0 0 0 0 2 3 0 4c	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(T17-T14) \leftarrow (B)$ $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$	Grouping: Description	high-order load regist	the conter 4 bits of ter R1. Tra to the low-	nts of register B to the imer 1 and timer 1 re- insfers the contents of order 4 bits of timer 1 gister R1.

T2AB (Trai	nsfer data to timer 2 and register R2 from Accumula	tor and reg	ister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 1 2 3 1	words	cycles	1 109 0 1	Chap condition
	1 0 0 0 1 1 0 0 0 1 1 2 2 3 1 16	1	1	_	_
Operation:	(T27−T24) ← (B)	Grouping:	Timer oper	ation	
Operation.		Description			ts of register B to the
	$(R27-R24) \leftarrow (B)$	2000 iption			imer 2 and timer 2 re-
	$(T23-T20) \leftarrow (A)$		-		nsfers the contents of
	$(R23-R20) \leftarrow (A)$		_		
			Ū		order 4 bits of timer 2
			and timer 2	z reioad reg	gister R2.
T3AB (Trai	nsfer data to timer 3 and register R3 from Accumula	tor and reg	ister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 1 0 2 2 3 2 16	words	cycles		
		1	1	-	_
Operation:	(T37–T34) ← (B)	Grouping:	Timer oper	ation	
	$(R37-R34) \leftarrow (B)$	Description	: Transfers	the conter	nts of register B to the
	$(T33-T30) \leftarrow (A)$	high-order 4 bits of timer 3 and			imer 3 and timer 3 re-
	$(R33-R30) \leftarrow (A)$	load register R3. Transfers the co			nsfers the contents of
		register A to the low-order 4 bits of			order 4 bits of timer 3
		and timer 3 reload register R3.			gister R3.
T4AB (Trai	nsfer data to timer 4 and register R4L from Accumul	ator and re	gister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 1 1 2 2 3 3 16	words	cycles		
	1 0 0 0 1 1 0 0 1 1 2 2 3 3 16	1	1	_	_
Operation:	(T47–T44) ← (B)	Grouping:	Timer oper	ation	
	$(R4L7-R4L4) \leftarrow (B)$	Description	: Transfers	the conter	nts of register B to the
	$(T43-T40) \leftarrow (A)$		high-order	4 bits of t	imer 4 and timer 4 re-
	$(R4L3-R4L0) \leftarrow (A)$		load regist	er R4L. Tra	ansfers the contents of
			register A	to the low-	order 4 bits of timer 4
			and timer 4	4 reload re	gister R4L.
T4HAB (Tr	ansfer data to register R4H from Accumulator and re	egister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 1 1 2 2 3 7	words	cycles		
		1	1	_	_
Operation:	(R4H7–R4H4) ← (B)	Grouping:	Timer oper	ation	
-	(R4H3–R4H0) ← (A)	Description	: Transfers	the conter	nts of register B to the
			high-order	4 bits of t	imer 4 and timer 4 re-
			load regist	er R4H. Tra	ansfers the contents of
			_		order 4 bits of timer 4
			-		gister R4H.

	enefor data to timer 4 from register P4L)	Contin			
I 4K4L (118	ansfer data to timer 4 from register R4L) D0 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	riay CT	Skip condition
coue	1 0 1 0 0 1 0 1 1 1 1 1 2 2 9 7 16	1	1	_	-
Operation:	(T47–T44) ← (R4L7–R4L4)	Grouping:	Timer oper	ation	
Operation.	$(T43-T40) \leftarrow (R4L3-R4L0)$				nts of reload register
	(143-140) (- (N4L3-N4L0)		R4L to time		
TAB (Trans	sfer data to Accumulator from register B)				
Instruction	D9 D0 0 0 0 1 1 1 1 0 0 1 E 40	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 1 1 1 1 0 2 0 1 6	1	1	-	-
Operation:	$(A) \leftarrow (B)$	Grouping:	Register to	register tr	ansfer
					ts of register B to reg-
TAB1 (Trail	nsfer data to Accumulator and register B from timer D9 D0 1 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 16	1) Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(B) ← (T17–T14)	Grouping:	Timer oper	ation	
орогино	$(A) \leftarrow (T13-T10)$				der 4 bits (T17-T14) of
	(1) (113 110)	Description	timer 1 to i		CI + DIG (117 114) OI
				-	ler 4 bits (T13-T10) of
			timer 1 to I		ioi 4 bits (115 116) or
TAB2 (Trai	nsfer data to Accumulator and register B from timer	2)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 1 2 7 1	words	cycles		·
	16	1	1	_	_
Operation:	$(B) \leftarrow (T27 - T24)$	Grouping:	Timer oper	ation	
	$(A) \leftarrow (T23 – T20)$	Description		-	der 4 bits (T27-T24) of
			timer 2 to r	-	
			Transfers timer 2 to r		ler 4 bits (T23-T20) of
		1			

(I I di	nsfer data to Accumulator and register B from timer	3)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 1 0 2 2 7 2	words	cycles		
		´ 1	1	_	_
Operation:	(B) ← (T37–T34)	Grouping:	Timer oper	ation	
-	$(A) \leftarrow (T33-T30)$	Description	: Transfers t	he high-or	der 4 bits (T37-T34) of
			timer 3 to 1	egister B.	
			Transfers timer 3 to i		der 4 bits (T33–T30) of
TAB4 (Trar	nsfer data to Accumulator and register B from time	4)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 1 1 2 2 7 3	words	cycles		
		′ 1	1	_	_
Operation:	(B) ← (T47–T44)	Grouping:	Timer oper	ation	
	$(A) \leftarrow (T43 - T40)$	Description	: Transfers t	he high-or	der 4 bits (T47-T44) of
			timer 4 to i Transfers timer 4 to i	the low-ord	der 4 bits (T43–T40) of
Instruction	ransfer data to Accumulator and register B from reg	jister AD) Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 1 1 1 0 0 1 2 7 9		· ·	_	
		1	1		_
Operation:		1 Grouping:	A/D conve	rsion opera	- ation
Operation:	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6)	1	A/D conve	•	ation mode (Q13 = 0), trans-
Operation:	In A/D conversion mode (Q13 = 0),	Grouping:	A/D converts: In the A/D of fers the h	conversion igh-order	mode (Q13 = 0), trans- 4 bits (AD9-AD6) of
Operation:	In A/D conversion mode (Q13 = 0), (B) ← (AD9–AD6)	Grouping:	A/D convert: In the A/D of fers the hard register AD	conversion igh-order to registe	mode (Q13 = 0), trans- 4 bits (AD9-AD6) or r B, and the middle-or-
Operation:	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2)	Grouping:	A/D convertible A/D convertibl	conversion igh-order to registe (AD5-AI	mode (Q13 = 0), trans- 4 bits (AD9-AD6) of r B, and the middle-or- D2) of register AD to
Operation:	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)	Grouping:	A/D converted: In the A/D of fers the hard register AD der 4 bits register A.	conversion igh-order to registe (AD5-AI In the com	mode (Q13 = 0), trans- 4 bits (AD9-AD6) of r B, and the middle-or- D2) of register AD to parator mode (Q13 = 1)
Operation:	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4)	Grouping:	A/D conveil In the A/D of fers the haregister AD der 4 bits register A. transfers the	conversion igh-order to registe (AD5-AII) the comple middle-	mode (Q13 = 0), trans- 4 bits (AD9–AD6) of F B, and the middle-or- D2) of register AD to parator mode (Q13 = 1), order 4 bits (AD7–AD4)
Operation:	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)	Grouping:	A/D convertible A/D convertibl	conversion igh-order to registe (AD5-AI In the complete middle- AD to regis	mode (Q13 = 0), trans- 4 bits (AD9-AD6) of r B, and the middle-or- D2) of register AD to parator mode (Q13 = 1)
	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)	Grouping: Description	A/D convertible A/D convertibl	conversion igh-order to registe (AD5-AI In the complete middle- AD to regis	mode (Q13 = 0), trans- 4 bits (AD9-AD6) of F B, and the middle-or- D2) of register AD to parator mode (Q13 = 1). order 4 bits (AD7-AD4) ter B, and the low-order
	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1)	Grouping: Description	A/D convertible A/D convertibl	conversion igh-order to registe (AD5-AI In the complete middle- AD to regis	mode (Q13 = 0), trans- 4 bits (AD9-AD6) of F B, and the middle-or- D2) of register AD to parator mode (Q13 = 1). order 4 bits (AD7-AD4) ter B, and the low-order
TABE (Trai	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0 D0 D0 D0 D0 D0 D0 D0 D0	Grouping: Description ster E) Number of words	A/D convertible A/D convertibl	conversion igh-order to registe (AD5-AI In the com ne middle- AD to regis -AD0) of re	mode (Q13 = 0), trans- 4 bits (AD9–AD6) of r B, and the middle-or- D2) of register AD to parator mode (Q13 = 1), order 4 bits (AD7–AD4) ter B, and the low-order egister AD to register A.
TABE (Trai	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) nsfer data to Accumulator and register B from register D9	Grouping: Description ter E) Number of words	A/D convertible A/D convertibl	conversion igh-order to registe (AD5-AI In the comple middle- AD to regis -AD0) of re	mode (Q13 = 0), trans- 4 bits (AD9–AD6) of F B, and the middle-or- D2) of register AD to parator mode (Q13 = 1) order 4 bits (AD7–AD4) ter B, and the low-order egister AD to register A.
TABE (Trai	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0	Grouping: Description Ster E) Number of words 1	A/D convertible A/D convertibl	conversion igh-order to registe (AD5-AI In the comple middle- AD to regis -AD0) of re	mode (Q13 = 0), trans 4 bits (AD9–AD6) o br B, and the middle-or D2) of register AD to coarator mode (Q13 = 1) order 4 bits (AD7–AD4) ter B, and the low-orde egister AD to register A Skip condition
TABE (Trail Instruction code	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0 D0 D0 D0 D0 D0 D0 D0 D0	Grouping: Description Ster E) Number of words 1 Grouping:	A/D convertible A/D convertibl	conversion igh-order to to registe (AD5-AI In the comple middle- AD to regist AD0) of re Flag CY register to the high-of to register	mode (Q13 = 0), tran 4 bits (AD9–AD6) or B, and the middle-or D2) of register AD corder 4 bits (AD7–AD ter B, and the low-ord egister AD to register Skip condition - cansfer order 4 bits (E7–E4) B, and low-order 4 bi

MACHINE	E INSTRUCTIONS (IN	IDEX BY AL	_PHABET	(continu	ned)		
TABP p (T	ransfer data to Accumulat	or and register	r B from Pro	gram mem	ory in page	p)	
Instruction	D9	D0	0 8 p 16	Number of words	Number of cycles	Flag CY	Skip condition
Jour	0 0 1 0 p5 p4 p3	p2 p1 p0 2	0 p 16	1	3	-	-
	(CD) - (CD) - 4			Grouping:	Arithmetic	operation	
Operation:	$(SP) \leftarrow (SP) + 1$						ster A. These bits 7 to 0
	$(SK(SP)) \leftarrow (PC)$				(DR2 DR1 D	Ro A3 A2 A	1 A0)2 specified by reg-
	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$		ers A and D in _I e pages which		ed as follows:		
	$(FCL) \leftarrow (DK2-DK0, A3-A0)$ $(B) \leftarrow (ROM(PC))^{7-4}$	afte	er the SBK inst	ruction: 64 to	127		
	$(A) \leftarrow (ROM(PC))_{3-0}$		er the RBK inst			nd from no	wer down: 0 to 63.
	$(PC) \leftarrow (SK(SP))$						s 0 to 127 for M34524ED
	$(SP) \leftarrow (SP) - 1$	When this	instruction is e				ack because 1 stage o
			ster is used.				
	ransfer data to Accumulate		B from Pre	1			
Instruction code	D9	D ₀		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 1 0	1 0 1 2	2 7 5 16	1	1	_	_
				·	·		
Operation:	$(B) \leftarrow (TPS7\text{-}TPS4)$			Grouping:	Timer oper	ation	
	$(A) \leftarrow (TPS_3 - TPS_0)$			Description			order 4 bits (TPS7-
							r to register B, and er 4 bits (TPS3-TPS0)
					of prescale		
1							
TABSI (Tra	ansfer data to Accumulato	r and register l	B from regis	ter SI)			
Instruction	D9	D ₀		Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1		2 7 8 16	words	cycles		
				1	1	_	_
Operation:	(B) ← (SI7–SI4)			Grouping:	Serial I/O	peration	
	$(A) \leftarrow (SI3-SI0)$			Description	: Transfers	the high-o	rder 4 bits (SI7-SI4) of
					serial I/O	register :	SI to register B, and
					transfers t	he low-ord	der 4 bits (SI3-SI0) of
					serial I/O r	egister SI	to register A.
TAD (Trans	sfer data to Accumulator f	rom register D)				
Instruction	D9	D ₀		Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0	0 0 1	0 5 1	words	cycles		
		2	16	1	1	_	-
Operation:	$(A_2-A_0) \leftarrow (DR_2-DR_0)$			Grouping:	Register to	register tr	ansfer
p	$(A3) \leftarrow 0$						its of register D to the
	. ,						Ao) of register A.
				Note:		`	on is executed, "0" is
							a) of register A.
						(- 1.	, -3

TADAR (Tr	ransfer data to register AD from Accumulator from re	ajetor B)			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(AD7–AD4) ← (B) (AD3–AD0) ← (A)	Grouping: Description	struction is In the com fers the c high-order register, a the low-ord tor register	conversion equivalent parator moontents 4 bits (AD nd the colder 4 bits	ation mode (Q13 = 0), this into the NOP instruction. ode (Q13 = 1), transof register B to the 17-AD4) of comparator tents of register A to AD3-AD0) of compara-
TAI1 (Trans	sfer data to Accumulator from register I1)				
Instruction code	D9 D0 1 0 1 0 1 1 2 2 5 3 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(A) ← (I1)	Grouping: Description	Interrupt op : Transfers register I1	the conter	nts of interrupt control A.
TAI2 (Trans	sfer data to Accumulator from register I2) D9	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(A) ← (I2)	Grouping:	Interrupt or	orotion	
operation.	(r) (- (12)			the conter	nts of interrupt control A.
TAI3 (Trans	sfer data to Accumulator from register I3)	'			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 1 0 1 0 1 2 2 5 5	1	1	-	_
Operation:	$(A_0) \leftarrow (I_{30})$ $(A_3-A_1) \leftarrow 0$	Note: When	register I3 ter A.	the conter to the lowe	nts of interrupt control ermost bit (A ₀) of regis- executed, "0" is stored (1) of register A.

TAJ1 (Tran	nsfer data to Accumulator from register J1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 0 1 0 2 2 4 2	words	cycles		
		1	1	_	_
Operation:	(A) ← (J1)	Grouping:	Serial I/O	operation	
орогинот.					ts of serial I/O contro
			register J1	to register	A.
TAK0 (Trai	nsfer data to Accumulator from register K0)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(A) \leftarrow (K0)$	Grouping: Input/Output operation			n
		Description	: Transfers	the conte	nts of key-on wakeup
TAK1 (Trail	nsfer data to Accumulator from register K1) D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 1 0 0 1 2 2 5 9 16	words 1	cycles 1	_	_
Operation:	(A) ← (K1)	Grouping:	Input/Outp	ut operatio	n
орогинот.					nts of key-on wakeup
			control reg	jister K1 to	register A.
	nsfer data to Accumulator from register K2)				
Instruction code	D9 D0 1 0 1 1 0 1 0 2 5 A	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	$(A) \leftarrow (K2)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers control reg		nts of key-on wakeup register A.

TAL1 (Tran	nsfer data to Accumulator from register L1)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 ₂ 2 4 A ₁₆	1	1	-	_		
Operation:	(A) ← (L1)	Grouping:	LCD contro	ol operation	า		
operation.	(1) \ (21)				control register L1 to		
			register A.				
TALA (Trai	nsfer data to Accumulator from register LA)						
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	-	_		
Operation:	$(A3, A2) \leftarrow (AD1, AD0)$	Grouping: A/D conversion operation			ation		
•	$(A_1, A_0) \leftarrow 0$	Description: Transfers the low-order 2 bits (AD					
			-	-	h-order 2 bits (A3, A2)		
		of register A.					
		Note: After this instruction is executed, stored to the low-order 2 bits (A1,					
			register A.	tne low-or	der 2 bits (A1, A0) o		
			register A.				
TAM j (Tra	nsfer data to Accumulator from Memory)						
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 1 1 0 0 j j j j ₂ 2 C j ₁₆	1	1	_	_		
Operation:	$(A) \leftarrow (M(DP))$	Grouping:	RAM to re	gister trans	transfer		
	$(X) \leftarrow (X)EXOR(j)$	Description: After transferring the contents of M(DP) to					
	j = 0 to 15		-		sive OR operation is		
					egister X and the value eld, and stores the re-		
			sult in regi		eiu, anu stores trie re-		
TAMR (Tra	nsfer data to Accumulator from register MR)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
	,	Number of words	Number of cycles	Flag CY	Skip condition		
Instruction code	D9 D0 1 0 0 1 0 1 0 0 1 0 2 2 5 2 16	words 1	cycles 1	_	Skip condition		
Instruction	D9 D0	words	cycles 1 Clock open	- ration	Skip condition – ts of clock control reg-		
Instruction code	D9 D0 1 0 0 1 0 1 0 0 1 0 2 2 5 2 16	words 1 Grouping:	cycles 1 Clock open	ration	ts of clock control reg		
Instruction code	D9 D0 1 0 0 1 0 1 0 0 1 0 2 2 5 2 16	words 1 Grouping:	cycles 1 Clock operate: Transfers	ration	ts of clock control reg		
Instruction code	D9 D0 1 0 0 1 0 1 0 0 1 0 2 2 5 2 16	words 1 Grouping:	cycles 1 Clock operate: Transfers	ration	ts of clock control reg		
Instruction code	D9 D0 1 0 0 1 0 1 0 0 1 0 2 2 5 2 16	words 1 Grouping:	cycles 1 Clock operate: Transfers	ration	ts of clock control reg		

TAPU0 (Tr	ansfer data to Accumulator from register PU0)					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 1 0 1 0 1 1 1 1 2 2 5 7	1	1	_	_	
	(1) (2)(2)					
Operation:	(A) ← (PU0)	Grouping: Description	Input/Outp		n nts of pull-up contro	
			register Pl			
TAPU1 (Tr	ansfer data to Accumulator from register PU1)					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	_	_	
Operation:	(A) ← (PU1)	Grouping:	Input/Outp	ut operatio	n	
		Description		the conte J1 to regist	nts of pull-up contro	
TAO1 (Tra	nsfer data to Accumulator from register Q1)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 1 0 0 0 1 0 0 2 2 4 4 16	words	cycles		Skip condition	
		1	1	_		
Operation:	$(A) \leftarrow (Q1)$	Grouping: A/D conversion operation				
		Description	ter Q1 to r		s of A/D control regis-	
TAQ2 (Tra	nsfer data to Accumulator from register Q2)					
Instruction code	D9 D0 1 0 0 1 0 1 0 1 2 4 5 46	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 0 1 0 0 1 0 0 1 0 1 2 2 4 5 16	1	1	-	-	
Operation:	(A) ← (Q2)	Grouping:	A/D conve	rsion opera	ition	
		Description	ter Q2 to r		s of A/D control regis	

osfer data to Accumulator from register O3)		•			
D9 D0		Number of words	Number of cycles	Flag CY	Skip condition
	6 16	1	1	_	-
(A) ← (Q3)		Grouping: Description	: Transfers	the content	
nsfer data to Accumulator from Stack Pointer	·)				
D9 D0 0 0 1 0 1 0 0 0 0 5		Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$		Grouping: Description Note:	to the low-	he content order 3 bits instruction	s of stack pointer (SP) s (A2–A0) of register A. n is executed, "0" is
		Number of	Number of	Flag CY	Skip condition
0 0 0 1 0 1 0 1 0 0 2 0 5	4 16	words	cycles	-	- -
(A) ← (V1)		Grouping: Description	: Transfers	the conten	•
nsfer data to Accumulator from register V2)					
D9 D0	T	Number of words	Number of cycles	Flag CY	Skip condition
	5 16	1	1	-	-
(A) ← (V2)		Grouping: Description	: Transfers	the conten	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	D ₀	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

D9 D0 1 0 0 1 0 0 1 0 1 1 2 2 4 B 16	Number of words	Number of	Flag CY	Skip condition	
1 0 0 1 0 0 1 0 1 0 1 1 ₂ 2 4 B ₁₆		cycles			
	1	1	_	_	
(A) ← (W1)	Grouping:	Timer oper	ation		
				s of timer control reg	
Insfer data to Accumulator from register W2)					
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	1	1	_	_	
(A) ← (W2)	Grouping: Timer operation				
	Description			s of timer control reg	
nsfer data to Accumulator from register W3)					
D9 D0 1 0 0 1 0 0 1 1 0 1 2 2 4 D	Number of words	Number of cycles	Flag CY	Skip condition	
	1	1	_		
(A) ← (W3)	Grouping:				
	Description			s of timer control reg	
nsfer data to Accumulator from register W4)					
D9 D0 1 0 0 1 1 1 0 0 2 4 E 40	Number of words	Number of cycles	Flag CY	Skip condition	
16	1	1	-	_	
(A) ← (W4)	Grouping: Description	: Transfers	the content	s of timer control reg	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ansfer data to Accumulator from register W2) D9 D0 Number of words 1 (A) \leftarrow (W2) D9 D0 Grouping: D8 D9 D0 D0 Ansfer data to Accumulator from register W3) D9 D0 1 0 0 1 0 0 1 1 0 1 2 2 4 D 16 The ansfer data to Accumulator from register W4) Corouping: Corouping: Corouping: Corouping: Corouping: D8 D9 D9 D0 Ansfer data to Accumulator from register W4) D9 D0 D0 D0 D0 D0 D0 D0 D0 D0	ansfer data to Accumulator from register W2) D9 D0 $1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$	D9	

Instruction code	nsfer data to Accumulator from register W5)	Number of			
		I TOTAL	Number of	Flag CY	Skip condition
	1 0 0 1 0 0 1 1 1 1 1 1 2 4 F 46	words	cycles		<u>'</u>
	16	1	1	-	-
Operation:	(A) ← (W5)	Grouping:	Timer oper	ation	
орогинон.	(19)				s of timer control reg-
			ister W5 to	register A	
TAW6 (Tra	nsfer data to Accumulator from register W6)				
Instruction	D9 D0 1 0 1 0 0 0 0 0 2 5 0 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	-
Operation:	(A) ← (W6)	Grouping:	Timer oper	ation	
-					s of timer control reg-
TAX (Trans	sfer data to Accumulator from register X)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 1 0 0 5 2	words	cycles	l lag C1	OKIP CONTRIBUTION
0040		1	1	-	-
Operation:	$(A) \leftarrow (X)$	Grouping:	Register to	register tr	ansfer
		Description	: Transfers in ister A.	the conten	s of register X to reg-
TAY (Trans	fer data to Accumulator from register Y)				
Instruction code	D9 D0 0 0 1 1 1 1 1 1 0 0 1 F	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(A) \leftarrow (Y)$	Grouping: Description	Register to: Transfers t ter A.		ansfer s of register Y to regis-

	sfer data to Accumulator from register Z)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	0 0 0 1 0 1 0 0 1 1 2 0 3 3 16	1	1	_	-
Operation:	$(A_1, A_0) \leftarrow (Z_1, Z_0)$	Grouping:	Register to	register tr	ansfer
	$(A3, A2) \leftarrow 0$				its of register Z to the
					Ao) of register A.
		Note:	After this	instructio	n is executed, "0" is rder 2 bits (A3, A2) of
TBA (Trans	sfer data to register B from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 1 1 0 ₂ 0 0 E ₁₆	words 1	cycles 1	_	<u> </u>
		'	ı	_	
Operation:	$(B) \leftarrow (A)$	Grouping:	Register to	register tr	ansfer
		Description	: Transfers t	he content	s of register A to regis-
			ter B.		
TDA (Trans	sfer data to register D from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 2 0 2 9 16	words 1	cycles 1	_	_
Operation:	(DR2−DR0) ← (A2−A0)	Grouping:	Register to	register tr	ransfer
					nts of the low-order 3
			bits (A2–Ad	o) of regist	er A to register D.
TEAB (Tra	nsfer data to register E from Accumulator and regist	er B)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(E7−E4) ← (B)	Grouping:	Register to	register tr	ansfer
	(E3–E0) ← (A)	Description	high-order	4 bits (E7-	ats of register B to the -E4) of register E, and er A to the low-order 4 er E.

TFR0A (Tr	ansiei u	ata t	o regi	ster	FRU	trom	Acc	umu	ator	r)					
Instruction code	D9		0 1		1 (D ₀			Τ,	1	Number of words	Number of cycles	Flag CY	Skip condition
	1 0	0	0 1	0	1 (0	0	2 2	2	8	1 6	1	1	-	-
Operation:	(FR∩) ∠	- (A)										Grouping:	Input/Outp	ut operatio	ın
орегацоп.	(FR0) ← (A)													nts of register A to the	
													port output	t structure	control register FR0.
TFR1A (Tr	ansfer d	ata t	o regi	ster	FR1	from	Acc	umu	lator	r)					
Instruction	D9 1 0		0 1	0	1 (D0	2		9]	Number of words	Number of cycles	Flag CY	Skip condition
	. "		<u> </u>		. `		<u> </u>	2 🗀		1 ~	 16	1	1	_	-
Operation:	(FR1) ←	- (A)										Grouping:	Input/Outp	ut operation	n
												Description	: Transfers	the conter	nts of register A to the control register FR1.
TFR2A (Tr	ansfer d	ata t	o regi:	ster	FR2	from	Acc	umu	lator	r)					
Instruction code	D9 1 0	0	0 1	0	1 () 1	D0	2 2	2	Α	16	Number of words	Number of cycles	Flag CY	Skip condition
									-			1	1	_	_
Operation:	(FR2) ←	· (A)										Grouping:	Input/Outp		
												Description			its of register A to the control register FR2.
TFR3A (Tr		ata t	o regi	ster	FR3	from		umu	lator	r)				I	
Instruction code	D9	0	0 1	0	1 () 1	D ₀	2	2	В	7	Number of words	Number of cycles	Flag CY	Skip condition
								2 🗀		-	_ 16	1	1	-	-
Operation:	(FR3) ←	(A)										Grouping:	Input/Outp	ut operatio	n
		•										Description	: Transfers	the conter	its of register A to the control register FR3.

TI1A (Tran	sfer data to register I1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 1 1 1 2 2 1 7	words 1	cycles 1	_	
Operation:	$(I1) \leftarrow (A)$	Grouping:	Interrupt o		
		Description		ne content	s of register A to inte
TI2A (Tran	sfer data to register I2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 1 1 0 0 0 0 2 2 1 8 16	1	1	_	-
Operation:	(I2) ← (A)	Grouping:	Interrupt o	peration	
-	(-)				s of register A to inte
				l register l2	-
TI3A (Tran	sfer data to register I3 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 0 ₂ 2 1 A ₁₆	words 1	cycles 1	_	_
Operation:	(I30) ← (A0)	Grouping:	Interrupt o	peration	
		Description			s of the lowermost b terrupt control registe
	nsfer data to register J1 from Accumulator)		1		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 0 0 1 0 2 2 0 2	1	1	-	_
Operation:	(J1) ← (A)	Grouping:	Serial I/O	operation	
				he content	s of register A to seri

TK0A (Tran	nsfer data to register K0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 1 ₂ 2 1 B ₁₆	words 1	cycles 1	_	_
Operation:	(K0) ← (A)	Grouping:	Input/Outp	ut operatio	n
Operation.	$(NO) \leftarrow (N)$				ts of register A to key
			on wakeup	control re	gister K0.
TK1A (Tran	nsfer data to register K1 from Accumulator)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	ransfers on wakeup		ts of register A to key
TK2A (Tran	nsfer data to register K2 from Accumulator) D9 D0 1 0 0 0 0 1 0 1 0 1 2 2 1 5 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(K2) \leftarrow (A)$	Grouping:	Input/Outp		n ts of register A to key
			on wakeup		•
	nsfer data to register L1 from Accumulator)	ı	1		
Instruction code	D9 D0 1 0 0 0 0 1 0 1 0 2 0 A 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(L1) ← (A)	Grouping: Description	LCD opera Transfers control reg	the conten	ts of register A to LCI
			control reg	jister L1.	

TL2A (Trai	nsfer data to register L2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 0 1 1 ₂ 2 0 B ₁₆	1	cycles 1	_	_
			1.00		
Operation:	$(L2) \leftarrow (A)$	Grouping:	LCD opera		s of register A to LCE
		Description	control reg		3 of register A to Loc
TLCA (Tra	nsfer data to timer LC and register RLC from Accum	⊥ ıulator)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(LC) \leftarrow (A)$	Grouping:	Timer oper	ation	
	$(RLC) \leftarrow (A)$	Description	: Transfers t LC and rel		s of register A to time r RLC.
TMA j (Tra	nsfer data to Memory from Accumulator)	Number of	Number of	Flog CV	Chin condition
code	D9 D0 1 0 1 1 j j j 2 B j 40	words	cycles	Flag CY	Skip condition
	1 0 1 0 1 1 j j j j ₂ 2 B j ₁₆	1	1	-	-
Operation:	$(M(DP)) \leftarrow (A)$	Grouping:	RAM to reg	gister trans	fer
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Description	to M(DP), a formed be	an exclusiv tween regi ediate field	contents of register A e OR operation is per- ster X and the value , and stores the resul
TMRA (Tra	nsfer data to register MR from Accumulator)				
Instruction code	D9 D0 1 0 1 1 0 2 1 6 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	$(MR) \leftarrow (A)$	Grouping: Description	Other oper : Transfers t control reg	he content	s of register A to clock

TPAA (Tra	nsfer data to register PA from Accumulator)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 1 0 1 0 1 0 1 0 1 0 ₂ 2 A A ₁₆	words	cycles					
		1	1	_	_			
Operation:	(PA ₀) ← (A ₀)	Grouping:	Timer ope	ration				
•					s of lowermost bit (Ao			
			register A t	to timer con	ntrol register PA.			
TPSAB (Tr	ransfer data to Pre-Scaler from Accumulator and reg	ister B)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 0 1 1 0 1 0 1 2 3 5	words	cycles		·			
	16	1	1	_				
Operation:	$(RPS7-RPS4) \leftarrow (B)$	Grouping:	Timer ope	ration				
	$(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$	Description: Transfers the contents of register B to the high-order 4 bits of prescaler and prescaled reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.						
TPU0A (Tr	ansfer data to register PU0 from Accumulator)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 0 1 0 1 1 0 1 ₂ 2 2 D ₁₆	words	cycles	_				
		1	1	_				
Operation:	$(PU0) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n			
		Description	: Transfers up control		ts of register A to pull JO.			
	ansfer data to register PU1 from Accumulator)			F. 01	01: 1:::			
Instruction code	D9 D0 1 0 1 1 1 0 0 2 2 E 46	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	_	_			
Operation:	(PU1) ← (A)	Grouping: Input/Output operation						
		Description	up control		ts of register A to pull J1.			

TO1A (Tra	nsfer data to register Q1 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	9		
	16	1	1	_	-	
Operation:	(Q1) ← (A)	Grouping:	A/D conve	rsion opera	ation	
·		Description			ts of register A to A/D	
			control reg	ister Q1.		
TQ2A (Tra	nsfer data to register Q2 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 0 0 0 1 0 1 2 2 0 5 16	words	cycles			
		1	1	_	_	
Operation:	(Q2) ← (A)	Grouping:	A/D conve	rsion opera	ation	
		Description			ts of register A to A/D	
			control reg	ister Q2.		
TQ3A (Tra	nsfer data to register Q3 from Accumulator) D9 D0 1 0 0 0 0 0 0 1 1 0 0 2 2 0 6 16	Number of words	Number of cycles	Flag CY	Skip condition	
		'	l	_		
Operation:	(Q3) ← (A)	Grouping:	A/D conve			
		Description	 Transfers to control reg 		ts of register A to A/D	
TR1AB (Tr	ansfer data to register R1 from Accumulator and req					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 0 1 1 1 1 1 1 ₂ 2 3 F ₁₆	1	1	_	-	
Operation:	(R17–R14) ← (B)	Grouping:	Timer oper	ration		
	(R13–R10) ← (A)	Description: Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.				

TR3AB (Tr	ansfer data to register R3 from Accumulator and reg	gister B)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 1 1 1 0 1 1 ₂ 2 3 B ₁₆	words 1	cycles 1	_	_		
Operations	(D27 D24) (/D)	C	T:				
Operation:	(R37–R34) ← (B) (R33–R30) ← (A)	Grouping:	Timer oper				
		Description	high-order ter R3, and	4 bits (R3)	ts of register B to th r-R34) of reload regis nts of register A to th -R30) of reload regis		
TSIAB (Tra	ansfer data to register SI from Accumulator and regi	⊥ ster B)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 1 1 1 0 0 0 2 2 3 8 16	words	cycles				
		1	1	_	_		
Operation:	(SI7–SI4) ← (B)	Grouping:	Timer oper	ation			
	$(SI3-SI0) \leftarrow (A)$	Description	: Transfers	the conten	ts of register B to the		
			high-order	4 bits (SI7	-SI4) of serial I/O reg		
			ister SI, a	and trans	ers the contents o		
			register A t	o the low-o	rder 4 bits (SI3-SI0) o		
			serial I/O r	egister SI.			
	nsfer data to register V1 from Accumulator)						
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 1 1 1 1 1 1 ₂ 0 3 F ₁₆	1	1	_	-		
Operation:	(V1) ← (A)	Grouping:	Interrupt o	peration			
•		Description	: Transfers	the content	s of register A to inter		
			rupt contro	ol register \	′ 1.		
TV2A (Trai	nsfer data to register V2 from Accumulator)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 1 1 1 1 1 0 ₂ 0 3 E ₁₆	1	1	-	_		
Operation:	(V2) ← (A)	Grouping:	Interrupt o	peration			
•		Description: Transfers the contents of register A to inter					
			rupt contro		-		

		•			
	ansfer data to register W1 from Accumulator)	I	T	I =	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 1 0 2 2 0 E 16	1	1	_	_
Operation:	(W1) ← (A)	Grouping:	Timer oper	ration	
Operation.	$(VVI) \leftarrow (A)$				s of register A to timer
		Description	control reg		3 of register A to time
TW2A (Tra	ansfer data to register W2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 0 0 1 1 1 1 1 ₂ 2 0 F ₁₆	1	1	-	-
Operation:	(W2) ← (A)	Grouping:	Timer oper	ration	
·					s of register A to timer
			control reg	ister W2.	
TW2A (Tro	insfer data to register W3 from Accumulator)				
		Ni wala a a of	Ni. wala a w a f	Flar CV	Older and distinct
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 0 0 2 2 1 0 16	1	1	-	-
Operation:	(W3) ← (A)	Grouping:	Timer oper	ration	
•					s of register A to timer
			control reg	ister W3.	
TW4A (Tra	insfer data to register W4 from Accumulator)				
Instruction	D9 D0 1 0 0 0 1 1 2 1 1 1 16	Number of words	Number of cycles	Flag CY	Skip condition
-	1 0 0 0 0 1 0 0 0 1 1 2 2 1 1 1 16	1	1	-	-
Operation:	(W4) ← (A)	Grouping:	Timer oper	ration	
-		Description	: Transfers t	the content	s of register A to timer
			control reg	ister W4.	

TW5A (Tra	nsfer data to register W5 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 1 0 2 2 1 2	words	cycles		
		1	1	_	-
Operation:	(W5) ← (A)	Grouping:	Timer oper	ation	
			: Transfers t control reg		s of register A to timer
TW6A (Tra	unsfer data to register W6 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 1 1 2 2 1 3	words	cycles	riug O i	
	10	1	1	_	-
Operation:	(W6) ← (A)	Grouping:	Timer oper	ation	
		Description	: Transfers to control reg		s of register A to timer
TYA (Trans	efer data to register Y from Accumulator)	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 1 0 0 ₂ 0 0 C ₁₆	words 1	cycles 1	_	<u> </u>
Operation:	(Y) ← (A)	Grouping:	Register to	register tr	ansfer
		Description	: Transfers t ter Y.	he content	s of register A to regis-
WRST (Wa	atchdog timer ReSeT)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 0 0 0 0 0 0 ₂ 2 A 0 ₁₆	1	1	_	(WDF1) = 1
Operation:	(WDF1) = 1 ? After skipping, (WDF1) ← 0	Grouping: Description	timer flag \(\) (0) to the \(\) is "0," exestops the \(\)	next instru WDF1 is "1 WDF1 flag cutes the vatchdog t e WRST ir	uction when watchdog ." After skipping, clears . When the WDF1 flag next instruction. Also, imer function when ex- instruction immediately action.

VAM i (aV	change Acquimulator and Mamory data)					
Instruction	change Accumulator and Memory data) D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 1 0 1 j j j ₂ 2 D _{j 16}		1	_	-	
Operation:	$ (A) \longleftrightarrow (M(DP)) $ $ (X) \longleftrightarrow (X)EXOR(j) $ $ j = 0 \text{ to } 15 $	Grouping: RAM to register transfer Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.				
XAMD j (e Instruction code	Xchange Accumulator and Memory data and Decrer D9 D0 1 0 1 1 1 1 j j j j 2 2 F j 16	nent registe Number of words	er Y and sk Number of cycles	rip) Flag CY	Skip condition (Y) = 15	
Operation:	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y) - 1$	Grouping: RAM to register transfer Description: After exchanging the contents of M(D with the contents of register A, an exclus OR operation is performed between register X and the value j in the immediate fier and stores the result in register X. Subtracts 1 from the contents of register As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register				
XAMI j (eX	Schange Accumulator and Memory data and Increme	ent register			struction is executed.	
Instruction code	D9 D0 1 0 1 1 1 0 j j j j 2 2 E j 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	(Y) = 0	
Operation:	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y) + 1$	Grouping: Description	with the co OR operat ter X and t and stores Adds 1 to t sult of ac register Y skipped. w	nanging the partents of relicion is perfine value jethe result the content dittion, we have the content the conten	econtents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X. s of register Y. As a re- hen the contents of e next instruction is ontents of register Y is ction is executed.	

MACHINE INSTRUCTIONS (INDEX BY TYPES)

	INE INS				140							-0)						
Parameter	Mnemonic					In	stru	ction	cod	е					umber of words	umber of cycles	Function	
Type of instructions		D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexa	ade otati		Number words	Number of cycles		
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	E	1	1	$(A) \leftarrow (B)$	
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \leftarrow (A)$	
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$	
_	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$	
transfe	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)	
er to r	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2−DR0) ← (A2−A0)	
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$ \begin{array}{l} (A2-A0) \leftarrow (DR2-DR0) \\ (A3) \leftarrow 0 \end{array} $	
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$	
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$ \begin{array}{l} (A2\text{-}A0) \leftarrow (SP2\text{-}SP0) \\ (A3) \leftarrow 0 \end{array} $	
	LXY x, y	1	1	х3	X2	X1	X 0	уз	у2	y1	у0	3	Х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$	
resses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$	
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y) ← (Y) + 1	
~ ~	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$	
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $	
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $	
ister transfe	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $	
RAM to register transfer	XAMI j	1	0	1	1	1	0	j	j	j	j	2	Е	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $	
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	
																	,	

Skip condition	Carry flag CY	Datailed description
_	-	Transfers the contents of register B to register A.
_	-	Transfers the contents of register A to register B.
_	-	Transfers the contents of register Y to register A.
	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
_	_	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
-	_	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A ₁ , A ₀) of register A.
-	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	_	Loads the value z in the immediate field to register Z.
(Y) = 0	_	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
_	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
-	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



Parameter			Instruction code			er of ds er of											
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otat	cimal ion	Number o	Number of cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	ТАВР р	0	0	1	0	p 5	p4	рз	p2	p1	p0	0	8 +p		1	3	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
	AM	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
ration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
Arith	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0 to 3
Bit o	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
ison	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP))?
Comparison operation	SEA n	0	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n ?
ပိ °		0	0	0	1	1	1	n	n	n	n	0	7	n			n = 0 to 15
loto: n in i	0 to 63 for M34	15241	10														

Note: p is 0 to 63 for M34524M8, p is 0 to 95 for M34524MC and p is 0 to 127 for M34524ED.

Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
-	_	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. The pages which can be referred as follows; after the SBK instruction: 64 to 127 after the RBK instruction: 0 to 63 after system is released from reset or returned from power down: 0 to 63.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
_	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



MACHINE INSTRUCTIONS (continued)

_						In	nstru		cod	<u>,</u>			-Jo	of	
Parameter						11	13110	CliOI		·			umber o words	umber o cycles	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexadecimal notation	Numk	Number cycles	1 dilodori
	Ва	0	1	1	a 6	a5	a 4	аз	a2	a1	a ₀	1 8 a +a	1	1	(PCL) ← a6–a0
ation	BL p, a	0	0	1	1	1	p4	рз	p2	р1	po	0 E p +p	2		(PCH) ← p (Note) (PCL) ← a6–a0
Branch operation		1	p6	р5	a6	a5	a4	аз	a2	a1	a 0	2 p a +p+a			
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0 1 0	2		(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	p6	p5	p4	0	0	рз	p2	р1	po	2 p p +p			
	ВМ а	0	1	0	a 6	a 5	a4	a 3	a2	a1	a 0	1 a a	1		$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	р1	po	0 C p +p	2		(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note)
outine		1	p6	p5	a6	a 5	a4	аз	a2	a 1	a 0	2 p a +p+a			(PCL) ← a6–a0
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	0 3 0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	p6	p 5	p4	0	0	рз	p2	p 1	po	2 p p +p			$(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0,A3-A0)$
	RTI	0	0	0	1	0	0	0	1	1	0	0 4 6	1		$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0 4 4	1		(PC) ← (SK(SP)) (SP) ← (SP) – 1
Retur	RTS	0	0	0	1	0	0	0	1	0	1	0 4 5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) – 1
															1

Note: p is 0 to 63 for M34524M8, p is 0 to 95 for M34524MC and p is 0 to 127 for M34524ED.



	_	
Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
_	_	Branch out of a page : Branches to address a in page p.
_	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
_	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



	INE INS											-0)					
Parameter	Mnemonic					In	stru	ction	cod	e					umber of words	per of	Function
Type of instructions		D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otat	cimal ion	Number words	Number	
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	I12 = 1 : (INT0) = "H" ?
																	l12 = 0 : (INT0) = "L" ?
Interrupt operation	SNZI1	0	0	0	0	1	1	1	0	1	1	0	3	В	1	1	I22 = 1 : (INT1) = "H" ?
rupt op																	I22 = 0 : (INT1) = "L" ?
Inter	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	(A) ← (I1)
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	(A) ← (I2)
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	(I2) ← (A)
	TAI3	1	0	0	1	0	1	0	1	0	1	2	5	5	1	1	$(A0) \leftarrow (I30), (A3-A1) \leftarrow 0$
	TI3A	1	0	0	0	0	1	1	0	1	0	2	1	Α	1	1	(I3o) ← (Ao)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	Α	Α	1	1	(PA0) ← (A0)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	E	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
eratio	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
Timer operation	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	(A) ← (W3)
Time	TW3A	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	(W3) ← (A)
	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	(A) ← (W4)
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)

Skip condition	Carry flag CY	Datailed description
-	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	-	When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	_	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control register I1)
(INT0) = "L" However, I12 = 0	_	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	_	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control register I2)
(INT1) = "L" However, I22 = 0	-	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
-	_	Transfers the contents of interrupt control register V1 to register A.
-	_	Transfers the contents of register A to interrupt control register V1.
-	_	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
_	_	Transfers the contents of interrupt control register I1 to register A.
-	_	Transfers the contents of register A to interrupt control register I1.
_	_	Transfers the contents of interrupt control register I2 to register A.
_	_	Transfers the contents of register A to interrupt control register I2.
_	_	Transfers the contents of interrupt control register I3 to the lowermost bit (Ao) of register A.
_	_	Transfers the contents of the lowermost bit (A ₀) of register A to interrupt control register I3.
_	_	Transfers the contents of register A to timer control register PA.
_	_	Transfers the contents of timer control register W1 to register A.
_	_	Transfers the contents of register A to timer control register W1.
_	_	Transfers the contents of timer control register W2 to register A.
_	_	Transfers the contents of register A to timer control register W2.
_	_	Transfers the contents of timer control register W3 to register A.
_	_	Transfers the contents of register A to timer control register W3.
_	_	Transfers the contents of timer control register W4 to register A.
_	_	Transfers the contents of register A to timer control register W4.



	INE INS				140	<u> </u>						-0)	,,	-011			
Parameter						ln	stru	ction	cod	е					umber of words	oer of Ies	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D ₀		ade otati	cimal on	Number words	Number of cycles	, and a
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	(W6) ← (A)
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$ \begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array} $
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$ \begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array} $
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Timer operation	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
F	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	$(R37-R34) \leftarrow (B)$ $(T37-T34) \leftarrow (B)$ $(R33-R30) \leftarrow (A)$ $(T33-T30) \leftarrow (A)$
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	(B) ← (T47–T44) (A) ← (T43–T40)
	T4AB	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ $(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$
	Т4НАВ	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7−R4H4) ← (B) (R4H3−R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37–R34) ← (B) (R33–R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47–T40) ← (R4L7–R4L0)
	TLCA	1	0	0	0	0	0	1	1	0	1	2	0	D	1	1	(LC) ← (A) (RLC) ← (A)

Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of timer control register W5 to register A.
_	-	Transfers the contents of register A to timer control register W5.
-	-	Transfers the contents of timer control register W6 to register A.
_	-	Transfers the contents of register A to timer control register W6.
_	_	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
_	_	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	_	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
-	_	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
_	-	Transfers the contents of timer 4 reload register R4L to timer 4.
-	_	Transfers the contents of register A to timer LC and timer LC reload register RLC.



MAGII	INE INS				143	(11	10		וט	•	111	-3)		5011	u	eu)	T
Parameter						In	stru	ction	cod	e		1			oer of	er of les	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otat	cimal ion	Number of words	Number of cycles	Tulcton
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1		V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 $V12 = 1$: NOP
tion	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1		V13 = 0: (T2F) = 1 ? After skipping, (T2F) \leftarrow 0 V13 = 1: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1		V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0 V20 = 1: NOP
Time	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1		V23 = 0: (T4F) = 1 ? After skipping, (T4F) \leftarrow 0 V23 = 1: NOP
	SNZT5	1	0	1	0	0	0	0	1	0	0	2	8	4	1		V21 = 0: (T5F) = 1 ? After skipping, (T5F) \leftarrow 0 $V21 = 1$: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A) ← (P2)
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P2) ← (A)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A) ← (P3)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P3) ← (A)
	IAP4	1	0	0	1	1	0	0	1	0	0	2	6	4	1	1	(A) ← (P4)
	OP4A	1	0	0	0	1	0	0	1	0	0	2	2	4	1	1	(P4) ← (A)
ation	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
Input/Output operation	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1		$ \begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 9 \end{array} $
ut/Outp	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$ (D(Y)) \leftarrow 1 $ $ (Y) = 0 \text{ to } 9 $
dul	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0? (Y) = 0 to 7
		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	(1) = 0 to 7
	RCP	1	0	1	0	0	0	1	1	0	0	2	8	С	1	1	(C) ← 0
	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	(C) ← 1
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Ε	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)

Skip condition	Carry flag CY	Datailed description
V12 = 0: (T1F) = 1	_	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	_	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	_	Skips the next instruction when the contents of bit 0 (V2 ₀) of interrupt control register V2 is "0" and the contents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V23 = 0: (T4F) =1	_	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and the contents of T4F flag is "1." After skipping, clears (0) to T4F flag.
V21 = 0: (T5F) =1	_	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the contents of T5F flag is "1." After skipping, clears (0) to T5F flag.
-	-	Transfers the input of port P0 to register A.
_	_	Outputs the contents of register A to port P0.
_	_	Transfers the input of port P1 to register A.
_	_	Outputs the contents of register A to port P1.
_	_	Transfers the input of port P2 to register A.
_	_	Outputs the contents of register A to port P2.
-	_	Transfers the input of port P3 to register A.
_	_	Outputs the contents of register A to port P3.
_	_	Transfers the input of port P4 to register A.
_	_	Outputs the contents of register A to port P4.
_	_	Sets (1) to all port D.
_	_	Clears (0) to a bit of port D specified by register Y.
_	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
_	_	Clears (0) to port C.
_	_	Sets (1) to port C.
_	_	Transfers the contents of pull-up control register PU0 to register A.
_	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of pull-up control register PU1 to register A.
_	-	Transfers the contents of register A to pull-up control register PU1.



	INE INS				143	("	10		<u> </u>		111	-3)	10	.011	unu	eu)	
Parameter		Instruction code			er of ds	er of	Function										
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexa no	adeo tati		Number of words	Number of cycles	Function
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	$(K0) \leftarrow (A)$
_	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
Input/Output operation	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
edo tr	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	$(A) \leftarrow (K2)$
Jutpu	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
),tndt	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	(FR1) ← (A)
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	Α	1	1	(FR2) ← (A)
	TFR3A	1	0	0	0	1	0	1	0	1	1	2	2	В	1	1	(FR3) ← (A)
ation	TAL1	1	0	0	1	0	0	1	0	1	0	2	4	Α	1	1	(A) ← (L1)
LCD operation	TL1A	1	0	0	0	0	0	1	0	1	0	2	0	Α	1	1	(L1) ← (A)
CCD	TL2A	1	0	0	0	0	0	1	0	1	1	2	0	В	1	1	(L2) ← (A)
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$
uo	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$
Serial I/O operation	SST	1	0	1	0	0	1	1	1	1	0	2	9	Е	1	1	(SIOF) ← 0 Serial I/O starting
Serial I/C	SNZSI	1	0	1	0	0	0	1	0	0	0	2	8	8	1	1	V23=0: (SIOF)=1? After skipping, (SIOF) ← 0 V23 = 1: NOP
"	TAJ1	1	0	0	1	0	0	0	0	1	0	2	4	2	1	1	$(A) \leftarrow (J1)$
	TJ1A	1	0	0	0	0	0	0	0	1	0	2	0	2	1	1	(J1) ← (A)
L C	СМСК	1	0	1	0	0	1	1	0	1	0	2	9	Α	1	1	Ceramic resonator selected
Clock operation	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
%	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
Ö	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$

Skip condition	Carry flag CY	Datailed description
-	_	Transfers the contents of key-on wakeup control register K0 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K0.
_	_	Transfers the contents of key-on wakeup control register K1 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K1.
_	_	Transfers the contents of key-on wakeup control register K2 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K2.
-	_	Transferts the contents of register A to port output format control register FR0.
_	_	Transferts the contents of register A to port output format control register FR1.
_	_	Transferts the contents of register A to port output format control register FR2.
_	_	Transferts the contents of register A to port output format control register FR3.
-	_	Transfers the contents of LCD control register L1 to register A.
_	_	Transfers the contents of register A to LCD control register L1.
_	-	Transfers the contents of register A to LCD control register L2.
_	-	Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of serial I/O register SI to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the contents of register A to the low-order 4 bits of serial I/O register SI.
_	_	Clears (0) to SIOF flag and starts serial I/O.
V23 = 0: (SIOF) = 1	_	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag.
_	_	Transfers the contents of serial I/O control register J1 to register A.
_	-	Transfers the contents of register A to serial I/O control register J1.
-	-	Selects the ceramic resonator for main clock, stops the on-chip oscillator (internal oscillator).
_	_	Selects the RC oscillation circuit for main clock, stops the on-chip oscillator (internal oscillator).
_	-	Transfers the contents of clock control regiser MR to register A.
_	_	Transfers the contents of register A to clock control register MR.



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter	INL INS							ction					<u> </u>		Jo	J	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀			cimal	Number of words	Number of cycles	Function
	TABAD	1	0	0	1	1	1	1	0	0	1			9	1		Q13 = 0: (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) Q13 = 1: (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$
Ition	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	(AD7–AD4) ← (B) (AD3–AD0) ← (A)
ion opera	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	(ADF) ← 0 A/D conversion starting
A/D conversion operation	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V22 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0 V22 = 1: NOP
₹	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	$(A) \leftarrow (Q1)$
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	(Q1) ← (A)
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	(A) ← (Q2)
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	(Q2) ← (A)
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	(A) ← (Q3)
	TQ3A	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	(Q3) ← (A)
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to clock operating mode
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF, POF2 instructions valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) ← 0
Other	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
	RBK*	0	0	0	1	0	0	0	0	0	0	0	4	0	1	1	When TABP p instruction is executed, P6 \leftarrow 0
	SBK*	0	0	0	1	0	0	0	0	0	1	0	4	1	1	1	When TABP p instruction is executed, P6 \leftarrow 1
	SVDE	1	0	1	0	0	1	0	0	1	1	2	9	3	1	1	At power down mode, voltage drop detection circuit valid

Note: * (SBK, RBK) cannot be used in the M34524M8.

The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 95 in the M34524MC.



Skip condition	Carry flag CY	Datailed description
-	ı	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A/D control register Q1)
-	-	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	-	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
-	_	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	-	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
-	_	Transfers the contents of A/D control register Q1 to register A.
-	_	Transfers the contents of register A to A/D control register Q1.
-	_	Transfers the contents of A/D control register Q2 to register A.
-	_	Transfers the contents of register A to A/D control register Q2.
-	_	Transfers the contents of A/D control register Q3 to register A.
_	_	Transfers the contents of register A to A/D control register Q3.
-	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruction.
-	-	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction.
-	_	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	_	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
_	_	Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
-	-	Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
_	_	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode) when VDCE pin is "H".



INSTRUCTION CODE TABLE

11101	1100	11011	OOL	<i>JE 18</i>	IDLL														
	D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000	011000 011111
D3-D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F		18–1F
0000	0	NOP	BLA	SZB 0	BMLA	RBK**	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32*	TABP 48*	BML	BML	BL	BL	ВМ	В
0001	1	_	CLD	SZB 1	-	SBK**	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33*	TABP 49*	BML	BML	BL	BL	ВМ	В
0010	2	POF	-	SZB 2	-	-	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34*	TABP 50*	BML	BML	BL	BL	ВМ	В
0011	3	SNZP	INY	SZB 3	-	_	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35*	TABP 51*	BML	BML	BL	BL	ВМ	В
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36*	TABP 52*	BML	BML	BL	BL	ВМ	В
0101	5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37*	TABP 53*	BML	BML	BL	BL	ВМ	В
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38*	TABP 54*	BML	BML	BL	BL	ВМ	В
0111	7	sc	DEY	_	-	_	-	A 7	LA 7	TABP 7	TABP 23	TABP 39*	TABP 55*	BML	BML	BL	BL	ВМ	В
1000	8	POF2	AND	_	SNZ0	LZ 0	-	A 8	LA 8	TABP 8	TABP 24	TABP 40*	TABP 56*	BML	BML	BL	BL	ВМ	В
1001	9	_	OR	TDA	SNZ1	LZ 1	-	A 9	LA 9	TABP 9	TABP 25	TABP 41*	TABP 57*	BML	BML	BL	BL	ВМ	В
1010	Α	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42*	TABP 58*	BML	BML	BL	BL	ВМ	В
1011	В	AMC	ı	_	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43*	TABP 59*	BML	BML	BL	BL	ВМ	В
1100	С	TYA	СМА	_	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44*	TABP 60*	BML	BML	BL	BL	ВМ	В
1101	D	_	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45*	TABP 61*	BML	BML	BL	BL	ВМ	В
1110	Е	ТВА	TAB	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46*	TABP 62*	BML	BML	BL	BL	ВМ	В
1111	F		TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47*	TABP 63*	BML	BML	BL	BL	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

	The	The second word									
BL	1р	paaa	aaaa								
BML	1p	paaa	aaaa								
BLA	1p	pp00	pppp								
BMLA	1p	pp00	pppp								
SEA	00	0111	nnnn								
SZD	00	0010	1011								

- ** (SBK and RBK instructions) cannot be used in the M34524M8.
- * cannot be used after the SBK instruction is executed in the M34524MC.
- A page referred by the TABP instruction can be switched by the SBK and RBK instructions in the M34524MC/ED.
- The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 95 in the M34524MC.
- The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 127 in the M34524ED.
 - (Ex. TABP $0 \rightarrow TABP 64$)
- The pages which can be referred by the TABP instruction after the RBK instruction is executed are 0 to 63.
- When the SBK instruction is not used, the pages which can be referred by the TABP instruction are 0 to 63.



INSTRUCTION CODE TABLE (continued)

11101	NUC	IIOI	COL	/L /-	ADLE	(COI	unue	;u <i>j</i>										
1	D9-D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	TW3A	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	-	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	TW4A	OP1A	T2AB	-	_	IAP1	TAB2	SNZT2	-	-	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	TJ1A	TW5A	OP2A	ТЗАВ	TAJ1	TAMR	IAP2	TAB3	SNZT3	-	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	ОРЗА	T4AB	-	TAI1	IAP3	TAB4	SNZT4	SVDE	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	OP4A	_	TAQ1	TAI2	IAP4	_	SNZT5	_	_	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	TQ2A	TK2A	_	TPSAB	TAQ2	TAI3	_	TABPS	_	-	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	TQ3A	TMRA	_	_	TAQ3	TAK0	_	_	_	-	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	T4HAB		TAPU0	_	_	SNZAD	T4R4L	_	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	TI2A	TFR0A	TSIAB	_	_	_	TABSI	SNZSI	_	-	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	_	_	TFR1A	TADAB	TALA	TAK1	_	TABAD	_	_	_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	TL1A	ТІЗА	TFR2A	_	TAL1	TAK2	_	_	_	смск	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	TL2A	TK0A	TFR3A	TR3AB	TAW1	_	_	_	_	CRCK	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	_	_	_	_	TAW2	_	_	_	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	TLCA	_	TPU0A	_	TAW3	1	_	_	SCP	_	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	Е	TW1A	_	TPU1A	_	TAW4	TAPU1	_		_	SST	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	-	_	TR1AB	TAW5	_	_	_	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the loworder 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "--."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1p	paaa	aaaa
BLA	1р	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, D0-D7, RESET, XIN, XCIN, VDCE			
Vı	Input voltage Sck, Sin, CNTR0, CNTR1, INT0, INT1		-0.3 to VDD+0.3	V
Vı	Input voltage AIN0-AIN7		-0.3 to VDD+0.3	V
Vo	Output voltage	Output transistors in cut-off state	-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P4, D0-D9, RESET, SCK, SOUT, CNTR0, CNTR1			
Vo	Output voltage C, XOUT, XCOUT		-0.3 to VDD+0.3	V
Vo	Output voltage SEG0-SEG19, COM0-COM3		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C



RECOMMENDED OPERATING CONDITIONS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condition	ine		Limits	1	Unit
Зуппоог		Conditio		Min.	Тур.	Max.	
VDD	Supply voltage	Mask ROM version	f(STCK) ≤ 6 MHz	4	<u> </u>	5.5	V
	(when ceramic resonator is used)		f(STCK) ≤ 4.4 MHz	2.7		5.5	
			f(STCK) ≤ 2.2 MHz	2		5.5	
		One Time PROM version		4		5.5	
			f(STCK) ≤ 4.4 MHz	2.7		5.5	1
			f(STCK) ≤ 2.2 MHz	2.5		5.5	<u> </u>
VDD	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7	ı	5.5	V
	(when RC oscillation is used)						<u> </u>
VRAM	RAM back-up voltage	at RAM back-up mode		1.8			V
Vss	Supply voltage				0		V
VLC3	LCD power supply (Note 1)	Mask ROM version		2		VDD	V
		One Time PROM version	2.5		VDD	<u> </u>	
VIH	"H" level input voltage	P0, P1, P2, P3, P4, D0–D	7, VDCE	0.8VDD		VDD	V
VIH	"H" level input voltage	XIN, XCIN		0.7Vdd		VDD	V
VIH	"H" level input voltage	RESET		0.85VDD		VDD	V
VIH	"H" level input voltage	Sck, Sin, CNTR0, CNTR1		0.8VDD		VDD	V
VIL	"L" level input voltage	P0, P1, P2, P3, P4, D0–D	7, VDCE	0		0.2VDD	V
VIL	"L" level input voltage	XIN, XCIN		0	ļ	0.3Vdd	V
VIL	"L" level input voltage	RESET		0		0.3Vdd	V
VIL	"L" level input voltage	Sck, Sin, CNTR0, CNTR1		0	<u> </u>	0.15VDD	V
Iон(peak)	"H" level peak output current	P0, P1, P4, D0-D6	VDD = 5 V			-20	mA
		SCK, SOUT	VDD = 3 V			-10	
Iон(peak)	"H" level peak output current	D7, C	VDD = 5 V			-30	mA
		CNTR0, CNTR1	VDD = 3 V		<u> </u>	-15	
Iон(avg)	"H" level average output current	P0, P1, P4, D0-D6	VDD = 5 V		<u> </u>	-10	mA
	(Note 2)	SCK, SOUT	VDD = 3 V			-5	
Iон(avg)	"H" level average output current	D7, C	VDD = 5 V			-20	mA
	(Note 2)	CNTR0, CNTR1	VDD = 3 V			-10	
IOL(peak)	"L" level peak output current	P0, P1, P4	VDD = 5 V			24	_ mA
			VDD = 3 V			12	
IoL(peak)	"L" level peak output current	D0-D9, C, SCK, SOUT,	VDD = 5 V			24	mA
		CNTR0, CNTR1	VDD = 3 V			12	-
IoL(peak)	"L" level peak output current	P2, P3, RESET	VDD = 5 V			10	mA
			VDD = 3 V			4	
loL(avg)	"L" level average output current	P0, P1, P4	VDD = 5 V			12	mA
	(Note 2)		VDD = 3 V			6	
IoL(avg)	"L" level average output current	D0-D9, C, SCK, SOUT,	VDD = 5 V		ļ	15	mA
	(Note 2)	CNTR0, CNTR1	VDD = 3 V			7	<u> </u>
IoL(avg)	"L" level average output current	P2, P3, RESET	VDD = 5 V			5	mA
	(Note 2)		VDD = 3 V			2	
ΣIOH(avg)	"H" level total average current	P0, P1, D0-D6, SCK, SOUT	Γ			-60	mA
		P4, D7, C, CNTR0, CNTR				-60	\perp
ΣloL(avg)	"L" level total average current	P0, P1, D0-D6, SCK, SOUT			80	mA	
		P2, P3, P4, D7-D9, C, RES	SET, CNTR0, CNTR1	1		80	

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3

At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3




^{2:} The average output current is the average value during 100 ms.

RECOMMENDED OPERATING CONDITIONS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Conditions			Limits		Unit
-					Min.	Тур.	Max.	
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4 to 5.5 V			6	MHz
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2 to 5.5 V			2.2	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6	
				VDD = 2 to 5.5 V			4.4	
			Frequency/4, 8 mode	VDD = 2 to 5.5 V			6	
		One Time PROM	Through mode	VDD = 4 to 5.5 V			6	
		version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.5 to 5.5 V			2.2	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6	
				VDD = 2.5 to 5.5 V			4.4	
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6	
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 \	/				4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected, external clock input)	version		VDD = 2.7 to 5.5 V			3.2	
				VDD = 2 to 5.5 V			1.6	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2 to 5.5 V			3.2	
			Frequency/4, 8 mode	VDD = 2 to 5.5 V			4.8	
		One Time PROM	Through mode	VDD = 4 to 5.5 V			4.8	
		version		VDD = 2.7 to 5.5 V			3.2	
				VDD = 2.5 to 5.5 V			1.6	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.5 to 5.5 V			3.2	
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8	
f(XCIN)	Oscillation frequency (sub-clock)	Quartz-crystal osc	cillator				50	kHz
f(CNTR)	Timer external input frequency	CNTR0, CNTR1					f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR0, CNTR1			3/f(STCK)			s
	("H" and "L" pulse width)							
f(Sck)	Serial I/O external input frequency	Sck					f(STCK)/6	Hz
tw(Sck)	Serial I/O external input frequency	Sck			3/f(STCK)			s
. ,	("H" and "L" pulse width)				`			
TPON	Power-on reset circuit	Mask ROM version	on	$VDD = 0 \rightarrow 2 V$			100	μs
	valid supply voltage rising time	One Time PROM	version	$VDD = 0 \rightarrow 2.5 \text{ V}$			100	† .

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.



ELECTRICAL CHARACTERISTICS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted)

(One Time PROM version: $Ta = -20 \, ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	т.	est conditions		Limits		Unit
Symbol	Farameter	le le	est conditions	Min.	Тур.	Max.	Unit
Vон	"H" level output voltage	VDD = 5 V	IOH = -10 mA	3			V
	P0, P1, P4, D0-D6, SCK, SOUT		IOH = -3 mA	4.1			
		VDD = 3 V	IOH = -5 mA	2.1			
			IOH = −1 mA	2.4			
Vон	"H" level output voltage	VDD = 5 V	IOH = -20 mA	3			V
	D7, C, CNTR0, CNTR1		Iон = -6 mA	4.1			
		VDD = 3 V	IOH = -10 mA	2.1			
			IOH = -3 mA	2.4			
VoL	"L" level output voltage	VDD = 5 V	IOL = 12 mA			2	V
	P0, P1, P4		IOL = 4 mA			0.9	
		VDD = 3 V	IOL = 6 mA			0.9	
			IOL = 2 mA			0.6	
VoL	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V
	D0-D9, C, SCK, SOUT, CNTR0, CNTR1		IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V
	P2, P3, RESET		IOL = 1 mA			0.6	
		VDD = 3 V	IOL = 2 mA			0.9	
IIН	"H" level input current	VI = VDD	•			1	μΑ
	P0, P1, P2, P3, P4, D0-D7, VDCE,						
	RESET, CNTR0, CNTR1, INT0, INT1						
lı∟	"L" level input current	VI = 0 V P0, P1 No			-1	μΑ	
	P0, P1, P2, P3, P4, D0-D7, VDCE,						
	SCK, SIN, CNTR0, CNTR1, INT0, INT1						

ELECTRICAL CHARACTERISTICS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 2 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol		Parameter	Test	conditions		Limits		Unit
I		1	\/pp	((0,0,0))	Min.	Тур.	Max.	
IDD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator)	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.6	3.2	-
			f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		2	4	-
				f(STCK) = f(XIN)		2.8	5.6	
			VDD = 5 V	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
			f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		1.5	3	
				f(STCK) = f(XIN)		2	4	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.5	1	
			f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		0.6	1.2	
				f(STCK) = f(XIN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μΑ
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(XIN)/4		60	120]
		oscillator)	f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		65	130	1
		,		f(STCK) = f(XIN)		70	140	1
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μΑ
			f(XIN) = stop	f(STCK) = f(XIN)/4		13	26	'
			f(XCIN) = 32 kHz	f(STCK) = f(XIN)/2		14	28	1
			.(/.to) 02 111.12	f(STCK) = f(XIN)		15	30	1
		at clock operation mode	f(Xcin) = 32 kHz	VDD = 5 V		20	60	μΑ
		•	1(XCIN) = 32 KI IZ	VDD = 3 V		5	15	μΛ
		(POF instruction execution)	Ta = 25 °C	V DD = 3 V			1	
		at RAM back-up mode				0.1		μΑ
		(POF2 instruction execution)	VDD = 5 V				10	-
			VDD = 3 V	l			6	
Rpu	Pull-up resistor	value	VI = 0 V	VDD = 5 V	30	60	125	kΩ
	P0, P1, RESET			VDD = 3 V	50	120	250	
VT+ – VT–	Hysteresis		VDD = 5 V			0.2		V
		R0, CNTR1, INT0, INT1	VDD = 3 V			0.2		
VT+ – VT–	Hysteresis RES	ET	VDD = 5 V			1		V
			VDD = 3 V			0.4		
f(RING)	On-chip oscillat	tor clock frequency	VDD = 5 V		1	2	3	MHz
			VDD = 3 V		0.5	1	1.8	
Δf(XIN)	Frequency erro		$VDD = 5 V \pm 10 \%, Ta$	= 25 °C			±17	%
	,	al R, C not included)	VDD = 5 V ± 10 %, Ta	= 25 °C			±17	-
Rсом	COM output im	pedance	VDD = 5 V			1.5	7.5	kΩ
			VDD = 3 V			2	10	
Rseg	SEG output imp	pedance	VDD = 5 V			1.5	7.5	kΩ
			VDD = 3 V		2	10		
Rvlc	Internal resistor	r for LCD power supply	When dividing resisto	r 2r X 3 selected	300	480	960	kΩ
			When dividing resistor 2r X 2 selected When dividing resistor 2r X 2 selected			320	640]
			When dividing resisto	150	240	480	1	
			When dividing resisto	100	160	320	1	

Note: When RC oscillation is used, use the external 33 pF capacitor (C).



A/D CONVERTER RECOMMENDED OPERATING CONDITIONS

(Comparator mode selected, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	C	onditions	Limits			- Unit	
Symbol	Falailletei	C	Conditions		Тур.	Max.	Offic	
Vdd	Supply voltage	Ta = 25 °C		2.7		5.5	V	
		Ta = -20 to 85 °C		3		5.5		
VIA	Analog input voltage			0		VDD	V	
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 V	f(STCK) = f(XIN)/8	0.8			MHz	
			f(STCK) = f(XIN)/4	0.4			1	
			f(STCK) = f(XIN)/2	0.2			1	
			f(STCK) = f(XIN)	0.1			1	

A/D CONVERTER CHARACTERISTICS

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits	. Ur	
Symbol	Farameter	lest conditions		Min.	Тур.	Max.	Joint
_	Resolution					10	bits
_	Linearity error	Ta = 25 °C, VD	0 = 2.7 V to 5.5 V			±2	LSB
		Ta = −20 °C to 8	85 ° C, VDD = 3 V to 5.5 V				
_	Differential non-linearity error	Ta = 25 °C, VD	0 = 2.7 V to 5.5 V			±0.9	LSB
		Ta = -20 °C to 8	85 ° C, VDD = 3 V to 5.5 V				
Vот	Zero transition voltage	VDD = 5.12 V		0	10	20	mV
		VDD = 3.072 V		0	6	12	1 '
VFST	Full-scale transition voltage	VDD = 5.12 V		5110	5120	5130	mV
		VDD = 3.072 V		3063	3069	3075	
IAdd	A/D operating current	VDD = 5 V			0.3	0.9	mA
	(Note 1)	VDD = 3 V			0.1	0.3	
TCONV	A/D conversion time	f(XIN) = 6 MHz	f(STCK) = f(XIN)/8			248	μs
			f(STCK) = f(XIN)/4			124	
			f(STCK) = f(XIN)/2			62	
			f(STCK) = f(XIN)			31	
_	Comparator resolution					8	bits
-	Comparator error (Note 2)	VDD = 5.12 V				±20	mV
		VDD = 3.072 V				±15	<u> </u>
_	Comparator comparison time	f(XIN) = 6 MHz	f(STCK) = f(XIN)/8			32	μs
			f(STCK) = f(XIN)/4			16	7
			f(STCK) = f(XIN)/2			8	7
			f(STCK) = f(XIN)			4	7

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

Logic value of comparison voltage Vref-

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



^{2:} As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage V_{ref} which is generated by the built-in DA converter can be obtained by the following formula.

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS


(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
Symbol	Farameter	Test conditions		Min.	Тур.	Тур. Мах.	
VRST	Detection voltage (Note 1)	Ta = 25 °C		3.3	3.5	3.7	V
				2.7		4.2	
IRST	Operation current	at power down	VDD = 5 V		50	100	μΑ
		(Note 2)	VDD = 3 V		30	60	
TRST	Detection time	VDD → (VRST–0.1 V) (Note 3)			0.2	1.2	ms

Notes 1: The detected voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

- 2: After the SVDE instruction is executed, the voltage drop detection circuit is valid at power down mode.
- 3: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST-0.1 V].

BASIC TIMING DIAGRAM



BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4524 Group has the One Time PROM versions whose PROMs can only be written to

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to

Table 25 shows the product of built-in PROM version. Figure 75 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 25 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34524EDFP	16384 words	512 words	64P6N-A	One Time PROM [shipped in blank]




Fig. 75 Pin configuration of built-in PROM version

(1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 26. Contact addresses at the end of this data sheet for the appropriate PROM programmer.

· Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 76.

(2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ②For the One Time PROM version shipped in blank, Renesas Technology corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 77 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

Table 26 Programming adapter

Part number	Name of Programming Adapter
M34524EDFP	PCA7448




Fig. 76 PROM memory map





Fig. 77 Flow of writing and test of the product shipped in blank

PACKAGE OUTLINE

64P6N-A

Plastic 64pin 14×14mm body QFP



REVISION HISTORY

4524 Group Data Sheet

Rev.	Date	Description		
		Page	Summary	
1.00	Oct. 11, 2001	_	First edition issued	
1.10	Nov. 07, 2001	6	Note; $f(RING) \rightarrow f(RING)/8$	
		22	Table 4; (th second) External $\underline{0}$ interrupt \rightarrow External $\underline{1}$ interrupt	
		40	(13); • Prescaler; reload register RPS → prescaler data	
		57	(2); timer $\underline{2}$ count source selection bit \rightarrow timer \underline{LC} count source selection bit	
		61	(5); • Internal dividing registor; by setting bit 2 of register L1 to "0"	
		69	Fig. 53; Stabilizing time(e); high \rightarrow low,	
			Note 1; power down \rightarrow clock operating	
		75	${}^{\scriptsize{\textcircled{\scriptsize 5}}}$ Prescaler ; reload register RPS $ ightarrow$ prescaler data	
		90	TAK0, TK0A, TAK1, TK1A, TAK2, TK2A instructions revised	
		102	RBK; Flag CY; "0" \rightarrow " \rightarrow "	
		104	SBK (Reset Bank Flag) \rightarrow SBK (Set Bank Flag)	
		111	TAB; Grouping; Other operations \rightarrow Register to register transfer	
		116	TAL1 (Transfer data to Accumulator from register LA)	
			$ ightarrow$ TAL1 (Transfer data to Accumulator from register L $\underline{1}$)	
		145	TAK0, TK0A, TAK1, TK1A, TAK2, TK2A instructions revised	
		147	WRST, DWDT instructions revised	
2.00	Jul. 27, 2004	All pages	Words standardized: On-chip oscillator, A/D converter	
		4	Power dissipation revised.	
		5	Description of RESET pin revised.	
		24	Table 6: Notes added.	
		34	Fig.26 : Note 9 added.	
		44	Some description revised.	
		45	Fig.31: "DI" instruction added.	
		46	Table 11:Revised.	
		61	(5) LCD power supply circuit revised.	
		65	Fig.51: State of quartz-crystal oscillator added.	
		66	VOLTAGE DROP DETECTION CIRCUIT revised.	
		67	Table 21: Port level revised and Note 7 added.	
		69	Fig.55:	
			Note 5 added,	
			• "T5F" added to the transitions between from state E to states B, A, C and D	
			• "Key-on wakeup"→"Wakeup"	
		78	Note on Voltage drop detection circuit added.	
			Note on Difference between Mask ROM version and One Time PROM version added.	
			Note on Power Source Voltage added.	
		151	Condition of IoL(peak) and IoL(avg) revised.	

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system tha

- use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbHDornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

1et. <03> 0213-0200, Fax. <03> 0270-0001					