38C2 Group (A Version)

## DESCRIPTION

The 38C2 group (A version) is the 8-bit microcomputer based on the 740 family core technology.
The 38C2 (A version) group has an LCD drive control circuit, a 10channel A-D converter, and a serial I/O as additional functions.
The various microcomputers in the 38C2 group (A version) include variations of internal memory size and packaging. For details, refer to the section on part numbering.

## FEATURES

- Basic machine-language instructions ....................................... 71
- The minimum instruction execution time
$0.40 \mu \mathrm{~s}$
(at 10 MHz oscillation frequency)
- Memory size

ROM 16 K to 60 K bytes
RAM 640 to 2048 bytes

- Programmable input/output ports ......... 51 (common to SEG: 24)
- Interrupts 18 sources, 16 vectors
- Timers 8 -bit $\times 4,16$-bit $\times 2$
- A-D converter 10 -bit $\times 8$ channels
- Serial I/O $\qquad$ 8 -bit $\times 2$ (UART or Clock-synchronized)
- PWM $\qquad$ 10 -bit $\times 2$, 16 -bit $\times 1$ (common to IGBT output)
- LCD drive control circuit
Bias
. $1 / 2,1 / 3$

Duty
$1 / 2,1 / 3,1 / 4$
Common output .4
Segment output ....................................................................... 24

- Two clock generating circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
- Watchdog timer ..... 8 -bit $\times 1$
- LED direct drive port ..... 8
(average current: 15 mA , peak current: 30 mA , total current: 90 mA )
-Power source voltage- Mask ROM version
In frequency/2 mode ..... 4.5 to 5.5 V
(at 10 MHz oscillation frequency)
In frequency/2 mode
$\qquad$ 4.0 to 5.5 V
(at 8 MHz oscillation frequency)In frequency/4 mode 1.8 to 5.5 V
(at 4 MHz oscillation frequency, A-D operation excluded)
In low-speed mode 1.8 to 5.5 V
(at 32 kHz oscillation frequency)
- Flash memory version

In frequency/2 mode
4.5 to 5.5 V
(at 10 MHz oscillation frequency)
In frequency/2 mode $\qquad$ 4.0 to 5.5 V
(at 8 MHz oscillation frequency)
In frequency/4 mode $\qquad$ 2.5 to 5.5 V

In low-speed mode ..................................................... 2.5 to 5.5 V
(at 32 kHz oscillation frequency)

- Power dissipation
- In frequency/2 mode (at 8 MHz oscillation frequency, $\mathrm{Vcc}=5 \mathrm{~V}$ )

Mask ROM version ............................................................. 14 mW
Flash memory version ...................................................... 25 mW

- In low-speed mode (at 32 kHz oscillation frequency, $\mathrm{Vcc}=3 \mathrm{~V}$ )

Mask ROM version ............................................................. $24 \mu \mathrm{~W}$
Flash memory version ........................................................ $375 \mu \mathrm{~W}$

- Operating temperature range .................................. - 20 to $85^{\circ} \mathrm{C}$


Fig. 1 M38C2XMXA-XXXFP/HP pin configuration


Fig. 2 Functional block diagram

PIN DESCRIPTION

## Table 1 Pin description (1)

| Pin | Name | Function | Function except | a port function |
| :---: | :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source | - Apply voltage of 1.8 V to 5.5 V to Vcc, and 0 V to Vss. |  |  |
| Vref | Analog reference voltage | - Reference voltage input pin for A-D converter. |  |  |
| AVSS | Analog power source | - GND input pin for A-D converter. Connect to Vss. |  |  |
| RESET | Reset input | - Reset input pin for active "L." |  |  |
| XIn | Clock input | - Input and output pins for the main clock generating circuit. <br> - Feedback resistor is built in between XIN pin and Xout pin. <br> - Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and Xout pins to set the oscillation frequency. When an external clock is used, connect the clock source to XIN, and leave Xout pin open. |  |  |
| VL3 | LCD power source | - Input $0 \leq$ VL1 $\leq$ VL2 $\leq$ VL3 $\leq$ Vcc voltage. <br> - Input 0 - VL3 voltage to LCD. |  |  |
| $\begin{aligned} & \mathrm{COM} 0- \\ & \mathrm{COM} 3 \end{aligned}$ | Common output | - LCD common output pins. <br> - COM2 and COM3 are not used at $1 / 2$ duty ratio. <br> - COM3 is not used at $1 / 3$ duty ratio. |  |  |
| $\begin{aligned} & \text { P00/SEG0 - } \\ & \text { P03/SEG3 } \end{aligned}$ | I/O port P0 | - 8-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled in a bit unit. | - LCD segment output pins | - Key input interrupt pins |
| $\begin{aligned} & \mathrm{P} 04 / \mathrm{SEG} 4- \\ & \mathrm{P} 07 / \mathrm{SEG} 7 \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{P} 10 / \mathrm{SEG} 8- \\ & \mathrm{P} 17 / \mathrm{SEG} 15 \end{aligned}$ | I/O port P1 |  |  |  |
| $\begin{aligned} & \text { P20/SEG16 - } \\ & \text { P25/SEG21 } \end{aligned}$ | I/O port P2 |  |  |  |
| $\begin{aligned} & \text { P26/SEG22/VL1 } \\ & \text { P27/SEG23/VL2 } \end{aligned}$ |  |  |  | - LCD power source input pins |
| $\begin{aligned} & \mathrm{P} 30 / \overline{\text { SRDY2 }} \\ & \mathrm{P} 31 / \mathrm{ScLK} 2 \\ & \mathrm{P} 32 / \mathrm{TxD} 2 \\ & \mathrm{P} 33 / \mathrm{RxD} 2 \end{aligned}$ | I/O port P3 |  | - Serial I/O2 function pins |  |
| P34/INT2 |  |  | - External interrupt pin |  |
| P35/TxOUT P36/T20UT/ $\phi$ |  |  | - Timer X, Timer 2 output pins |  |
| P37/CNTR0 |  |  | - Timer X function pin |  |
| $\begin{aligned} & \text { P40/OOUTo/ANo } \\ & \text { P41/Oout1/AN1 } \end{aligned}$ | I/O port P4 |  | - AD converter input pins | - Oscillation external <br> output pins |
| $\begin{array}{\|l} \mathrm{P} 42 / \mathrm{AN} 2- \\ \mathrm{P} 45 / \mathrm{AN} 5 \\ \hline \end{array}$ |  |  |  |  |
| $\begin{array}{\|l} \mathrm{P} 46 / \mathrm{RTP} 0 / \mathrm{AN} 6 \\ \mathrm{P}_{4} / \mathrm{RTP}_{1} \mathrm{AN} 7 \\ \hline \end{array}$ |  |  |  | - Real time port function pins |
| P50/INT0 P51/INT1 | I/O port P5 |  | - External interrupt pins |  |
| P52/T30ит/PWMo P53/T40UT/PWM1 |  |  | - Timer 3, Timer 4 output pins <br> - PWM output pins |  |
| $\begin{aligned} & \text { P54/RxD1 } \\ & \text { P55/TxD1 } \\ & \text { P56/ScLK1 } \\ & \text { P57/SRDY1 } \end{aligned}$ |  |  | - Serial I/O1 function pins <br> - Key input interrupt input pins |  |

## PIN DESCRIPTION

## Table 2 Pin description (2)

| Pin | Name | Function | Function except a port function |
| :---: | :---: | :---: | :---: |
| P60/CNTR1 | I/O port P6 | -3-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - Pull-up control is enabled. | - Timer Y function pin |
| P61/XCIN P62/Xcout |  |  | - Sub clock generating I/O pin (resonator connected) |
| CNVss | CNVss | - VPP power input pin in the flash mode. When MCU is | perating, connect to Vss. |

## PART NUMBERING



Fig. 3 Part numbering

## GROUP EXPANSION

Renesas plans to expand the 38C2 group (A version) as follows.

## Memory Type

Support for mask ROM, Flash memory versions

## Memory Size

ROM/flash memory size 16 K to 60 K bytes

RAM size

## Packages

64P6Q-A ..
0.5 mm-pitch plastic molded QFP

64P6U-A
0.8 mm-pitch plastic molded QFP

## Memory Expansion Plan



Fig. 4 Memory expansion plan

Currently supported products are listed below.

Table 3 Support products
As of May. 2004

| Product name | ROM size (bytes) ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38C29MCA-XXXFP | 49152 (49022) | 2048 | 64P6U-A | Mask ROM version |
| M38C29MCA-XXXHP |  |  | 64P6Q-A | Mask ROM version |
| M38C24M6A-XXXFP | 24576 (24446) | 640 | 64P6U-A | Mask ROM version |
| M38C24M6A-XXXHP |  |  | 64P6Q-A | Mask ROM version |
| M38C24M4A-XXXFP | 16384 (16254) | 640 | 64P6U-A | Mask ROM version |
| M38C24M4A-XXXHP |  |  | 64P6Q-A | Mask ROM version |
| M38C29FFAFP | 61440 (61310) | 2048 | 64P6U-A | Flash memory version |
| M38C29FFAHP |  |  | 64P6Q-A | Flash memory version |

## FUNCTIONAL DESCRIPTION

## Central Processing Unit (CPU)

The 38C2 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.
Machine-resident 740 Family instructions are as follows:
The FST and SLW instructions cannot be used.
The STP, WIT, MUL, and DIV instructions can be used.
The central processing unit (CPU) has six registers. Figure 5 shows the 740 Family CPU register structure.

## [Accumulator (A)]

The accumulator is an 8 -bit register. Data operations such as arithmetic data transfer, etc., are executed mainly through the accumulator.

## [Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register $X$ and specifies the real address.

## [Index Register Y (Y)]

The index register $Y$ is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

## [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is " 0 ", the high-order 8 bits becomes " 0016 ". If the stack page selection bit is " 1 ", the high-order 8 bits becomes " 0116 ".
The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.
Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls.

## [Program Counter (PC)]

The program counter is a 16 -bit counter consisting of two 8-bit registers PCH and PCL . It is used to indicate the address of the next instruction to be executed.


Accumulator
b7 b0


Index register X
b7 b0
 Index register $Y$

## b7 b0



Program counter


Fig. 5740 Family CPU register structure


Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## [Processor Status Register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

- Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

- Bit 1: Zero flag (Z)

The $Z$ flag is set to " 1 " if the result of an immediate arithmetic operation or a data transfer is " 0 ", and set to " 0 " if the result is anything other than " 0 ".

- Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
Interrupts are disabled when the I flag is " 1 ".

- Bit 3: Decimal mode flag (D)

The $D$ flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is " 1 ". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

- Bit 4: Break flag (B)

The $B$ flag is used to indicate that the current interrupt was generated by the BRK instruction. When the BRK instruction is generated, the B flag is set to "1" automatically. When the other interrupts are generated, the B flag is set to " 0 ", and the processor status register is pushed onto the stack.

- Bit 5: Index X mode flag (T)

When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations.

- Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

- Bit 7: Negative flag ( N )

The N flag is set to " 1 " if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEI | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and
the control bit for the internal system clock.
The CPU mode register is allocated at address 003B16.


Fig. 7 Structure of CPU mode register

## MEMORY

## Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

## Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.


Fig. 8 Memory map diagram

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (POD) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
| 000A16 | Port P5 (P5) |
| 000B16 | Port P5 direction register (P5D) |
| 000C16 | Port P6 (P6) |
| 000D16 | Port P6 direction register (P6D) |
| 000E16 |  |
| 000F16 |  |
| 001016 |  |
| 001116 |  |
| 001216 |  |
| 001316 |  |
| 001416 |  |
| 001516 |  |
| 001616 |  |
| 001716 |  |
| 001816 | Clock output control register (CKOUT) |
| 001916 | A-D control register (ADCON) |
| 001A16 | A-D conversion register (low-order) (ADL) |
| 001B16 | A-D conversion register (high-order) (ADH) |
| 001C16 | Transmit/receive buffer register 1 (TB1/RB1) |
| 001D16 | Serial I/O1 status register (SIO1STS) |
| 001E16 | Transmit/receive buffer register 2 (TB2/RB2) |
| 001F16 | Serial I/O2 status register (SIO2STS) |


| 002016 | Timer 1 (T1) |
| :---: | :---: |
| 002116 | Timer 2 (T2) |
| 002216 | Timer 3 (T3) |
| 002316 | Timer 4 (T4) |
| 002416 | PWM01 register (PWM01) |
| 002516 | Timer 12 mode register (T12M) |
| 002616 | Timer 34 mode register (T34M) |
| 002716 |  |
| 002816 | Compare register (low-order) (COMPL) |
| 002916 | Compare register (high-order) (COMPH) |
| 002A16 | Timer X (low-order) (TXL) |
| 002B16 | Timer X (high-order) (TXH) |
| 002C16 | Timer X (extension) (TXEX) |
| 002D16 | Timer Y (low-order) (TYL) |
| 002E16 | Timer Y (high-order) (TYH) |
| 002F16 | Timer X mode register (TXM) |
| 003016 | Timer Y mode register (TYM) |
| 003116 |  |
| 003216 |  |
| 003316 |  |
| 003416 |  |
| 003516 |  |
| 003616 |  |
| 003716 | Watchdog timer control register (WDTCON) |
| 003816 | LCD power control register (VLCON) |
| 003916 | LCD mode register (LM) |
| 003A16 | Interrupt edge selection register (INTEDGE) |
| 003B16 | CPU mode register (CPUM) |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |


| OFE016 | Serial I/O1 control register (SIO1CON) |
| :---: | :---: |
| OFE116 | UART1 control register (UART1CON) |
| OFE216 | Baudrate generator 1 (BRG1) |
| OFE316 | Serial I/O2 control register (SIO2CON) |
| OFE416 | UART2 control register (UART2CON) |
| OFE516 | Baudrate generator 2 (BRG2) |
| 0FE616 |  |
| 0FE716 |  |
| OFE816 |  |
| OFE916 |  |
| OFEA16 |  |
| OFEB16 |  |
| OFEC16 |  |
| OFED16 |  |
| OFEE 16 |  |
| OFEF 16 |  |

Fig. 9 Memory map of special function register (SFR)

## I/O PORTS

## Direction Registers

The I/O ports P0-P6 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.
When " 0 " is written to the bit of the direction register, the corresponding pin becomes an input pin. As for ports P0-P2, when "1" is written to the bit of the direction register and the segment output disable register, the corresponding pin becomes an output pin. As for ports P3-P6, when " 1 " is written to the bit of the direction register, the corresponding pin becomes an output pin.
If data is read from a pin set to output, the value of the port latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

## Pull-up Control

Each individual bit of ports P0-P2 can be pulled up with a program by setting direction registers and segment output disable registers 0 to 2 (addresses 0FF816 to 0FFA16).
The pin is pulled up by setting " 0 " to the direction register and " 1 " to the segment output disable register.
By setting the PULL register (address 0FF116), ports P3-P6 can control pull-up with a program.
However, the contents of PULL register do not affect ports programmed as the output ports.


Fig. 10 Structure of ports P0 to P2


Notes 1: The PULL register and segment output disable register affect only ports programmed as the input ports.
2: When the VL pin input selection bit (VLSEL) of the LCD power control register (address 0038 16) is " 1 ", settings of P26 and P27 are invalid.

Fig. 11 Structure of PULL register and segment output disable register

Table 6 List of I/O port function


Notes 1: For details of how to use double/triple function ports as function I/O ports, refer to the applicable sections.
2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.
When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.


Fig. 12 Port block diagram (1)


Fig. 13 Port block diagram (2)


Fig. 14 Port block diagram (3)

## INTERRUPTS

Interrupts occur by nineteen sources: six external, twelve internal, and one software.

## Interrupt Control

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is "0".
Interrupt enable bits can be set or cleared by program. Interrupt request bits can be cleared by program, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupt requests occur at the same time, the interrupt with highest priority is accepted first.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set to " 1 " and the corresponding interrupt request bit is set to " 0 ".
3. The interrupt jump destination address is read from the vector table into the program counter.

## Notes on Interrupts

When setting the followings, the interrupt request bit may be set to "1".
-When switching external interrupt active edge
Related register: Interrupt edge selection register (address 3A16)
Timer X control register (address FF416)
Timer Y mode register (address 3016)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
Related register: Interrupt edge selection register (address 3A16)
When not requiring the interrupt occurrence synchronous with these setting, take the following sequence.
(1)Set the corresponding interrupt enable bit to "0" (disabled).
(2) Set the interrupt edge select bit (polarity switch bit) or the interrupt source selection bit.
(3)Set the corresponding interrupt request bit to " 0 " after 1 or more instructions have been executed.
(4)Set the corresponding interrupt enable bit to "1" (enabled).

Table 7 Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request <br> Generating Conditions | Remarks |
| :--- | :---: | :---: | :---: | :--- | :--- |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.


Fig. 15 Interrupt control


Fig. 16 Structure of interrupt-related registers

## Key Input Interrupt (Key-on Wake-Up)

A key input interrupt request is generated by detecting the falling edge from any pin of ports P00-P03, P54-P57 that have been set to input mode. In other words, it is generated when AND of input level
goes from " 1 " to " 0 ". An example of using a key input interrupt is shown in Figure 17, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P54-P57.


Fig. 17 Connection example when using key input interrupt and ports P0 and P5 block diagram

A key input interrupt is controlled by the key input control register and port direction registers. When the key input interrupt is enabled, set " 1 " to the key input control register. A key input of any pin of ports $\mathrm{P} 00-\mathrm{P} 03, \mathrm{P} 54-\mathrm{P} 57$ that have been set to input mode is accepted.


Fig. 18 Structure of key input control register

## TIMERS

## 8-Bit Timer

The 38C2 group has four built-in timers: Timer 1, Timer 2, Timer 3, and Timer 4.
Each timer has the 8-bit timer latch. All timers are down-counters. When the timer reaches " 0016 ", the contents of the timer latch is reloaded into the timer with the next count pulse. In this mode, the interrupt request bit corresponding to that timer is set to " 1 ".
The count can be stopped by setting the stop bit of each timer to " 1 ".

## - Frequency Divider For Timer

Timer 1, timer 2, timer 3 and timer 4 have the frequency divider for the count source. The count source of the frequency divider is switched to XIN or XCIN by the CPU mode register. The frequency divider is controlled by each timer division ratio selection bit. The division ratio can be selected from as follows;
$1 / 1,1 / 2,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 / 1024$ of $f(X I N)$; or $f($ XCIN $)$.

## - Timer 1, Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.
When $f(X C I N)$ is selected as the count source, counting can be performed regardless of XCIN oscillation. However, when XCIN is stopped, the external pulse input from XCIN pin is counted. Also, by the timer 12 mode register, each time timer 2 underflows, the signal of which polarity is inverted can be output from P36/T20UT pin.
At reset, all bits of the timer 12 mode register are set to " 0 ," timer 1 is set to "FF16", and timer 2 is set to " 0116 ".
When executing the STP instruction, previously set the wait time at return.

## - Timer 3, Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register. Also, by the timer 34 mode register, each time timer 3 or timer 4 underflows, the signal of which polarity is inverted can be output from P52/T3OUT pin or P53/T4OUT pin.

## - Timer 3 PWMo Mode, Timer 4 PWM1 Mode

A PWM rectangular waveform corresponding to the 10-bit accuracy can be output from the P52/PWM0 pin and P53/PWM1 pin by setting the timer 34 mode register and PWM01 register (refer to Figure 21).

One output pulse is the short interval. Four output pulses are the long interval. The " $n$ " is the value set in the timer 3 (address 002216) or the timer 4 (address 002316). The "ts" is one period of timer 3 or timer 4 count source. " H " width of the short interval is obtained by n $\times$ ts.
However, in the long interval, "H" width of output pulse is extended for ts which is set by the PWM01 register (address 002416).

## Notes on Timer 3 PWMo Mode, Timer 4 PWM1 Mode

-When PWM output is suspended after starting PWM output, depending on the level of the output pulse at that time to resume an output, the delay of the one section of the short interval may be needed.
Stop at "H": No output delay
Stop at "L": Output is delayed time of $256 \times$ ts

- In the PWM mode, the follows are performed every cycle of the long interval ( $4 \times 256 \times$ ts).
-Generation of timer 3, timer 4 interrupt requests
-Update of timer 3, timer 4


## Writing to Timer 2, Timer 3, Timer 4

When writing to the latch only, if the write timing to the reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the reload latch.


Timer 4 count stop bit
0 : Count operation
1: Count stop
Timer 3 count source selection bit 0 : Frequency divider for Timer 3 1 : Underflow of Timer 2
Timer 4 count source selection bits
b4 b3
00 : Frequency divider for Timer 4 01 : Underflow of Timer 3 10 : Underflow of Timer 2 11 : Not available
Timer 3 operating mode selection bit 0 : Timer mode
Timer 4 operating mode selection bit 0 : Timer mode 1 : PWM mode Not used (returns "0" when read)



Fig. 19 Structure of timer related register


Fig. 20 Block diagram of timers 1, 2, 3 and 4


Fig. 21 Waveform of PWM0 and PWM1

## 16-bit Timer

## - Frequency Divider For Timer

Each timer X and timer Y have the frequency dividers for the count source. The count source of the frequency divider is switched to XIN or XCIN by the CPU mode register. The division ratio of each timer can be controlled by each timer division ratio selection bit. The division ratio can be selected from as follows;
$1 / 1,1 / 2,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 / 1024$ of $f($ XIN $)$; or $f($ XCIN $)$.

## - Timer X

The timer $X$ count source can be selected by setting the timer $X$ mode register. When $f(X C I N)$ is selected as the count source, counting can be performed regardless of XCIN oscillation. However, when XCIN is stopped, the external pulse input from XCIN pin is counted.
The timer $X$ operates as down-count. When the timer contents reach "000016", an underflow occurs at the next count pulse and the timer latch contents are reloaded. After that, the timer continues countdown. When the timer underflows, the interrupt request bit corresponding to the timer X is set to " 1 ".
Six operating modes can be selected for timer X by the timer X mode register and timer X control register.

## (1) Timer Mode

The count source can be selected by setting the timer $X$ mode register. In this mode, timer $X$ operates as the 18-bit counter by setting the timer X register (extension).

## (2) Pulse Output Mode

Pulses of which polarity is inverted each time the timer underflows are output from the Txout pin. Except for that, this mode operates just as in the timer mode.
When using this mode, set the port sharing the TxOUT pin to output mode.

## (3) IGBT Output Mode

After dummy output from the Txout pin, count starts with the INTo pin input as a trigger. In the case that the timer $X$ output edge switch bit is " 0 ", when the trigger is detected or the timer X underflows, " H " is output from the TxOUT pin. And then, when the count value corresponds with the compare register value, the TxOUT output becomes "L".
After noise is cleared by noise filters, judging continuous 4-time same levels with sampling clocks to be signals, the INT0 signal can use 4 types of delay time by a delay circuit.
When using this mode, set the port sharing the INTo pin to input mode and set the port sharing the TxOUT pin to output mode.
When the timer $X$ output control bit 1 or 2 of the timer $X$ control register is set to " 1 ", the timer $X$ count stop bit is fixed to " 1 " forcibly by the interrupt signal of INT 1 or $\mathrm{INT}_{2}$. And then, the Txout output can be set to "L" forcibly at the same time that the timer $X$ stops counting. Do not write " 1 " to the timer X register (extension) when using the IGBT output mode.

## (4) PWM Mode

IGBT dummy output, an external trigger with the INT0 pin and output control with pins INT1 and INT2 are not used. Except for those, this mode operates just as in the IGBT output mode.
The period of PWM waveform is specified by the timer $X$ set value. In the case that the timer X output edge switch bit is " 0 ", the " H " interval is specified by the compare register set value.
When using this mode, set the port sharing the Txout pin to output mode.
Do not write " 1 " to the timer X register (extension) when using the PWM mode.


When the Timer X setting value $=\mathrm{n}$ and the compare register setting value $=\mathrm{m}$, and the period of timer X count souce $=\mathrm{ts}$, the following PWM waveform is output; Duty: $(n-m+1) /(n+1)$
Period: $(n+1) \times$ ts

## Fig. 22 Waveform of PWM/IGBT

## (5) Event Counter Mode

The timer counts signals input through the CNTRo pin. In this mode, timer X operates as the 18 -bit counter by setting the timer X register (extension). When using this mode, set the port sharing the CNTRo pin to input mode.
In this mode, the window control can be performed by the timer 1 underflow. When the bit 5 (data for control of event counter window) of the timer X mode register is set to " 1 ", counting is stopped at the next timer 1 underflow. When the bit is set to " 0 ", counting is restarted at the next timer 1 underflow.

## (6) Pulse Width Measurement Mode

In this mode, the count source is the output of frequency divider for timer. In this mode, timer $X$ operates as the 18-bit counter by setting the timer $X$ register (extension). When the bit 6 of the CNTR0 active edge switch bits is " 0 ", counting is executed during the " H " interval of CNTRo pin input. When the bit is " 1 ", counting is executed during the "L" interval of CNTRo pin input. When using this mode, set the port sharing the CNTRo pin to input mode.

## Notes on Timer X

## (1) Write Order to Timer X

- In the timer mode, pulse output mode, event counter mode and pulse width measurement mode, write to the following registers in the order as shown below;
the timer X register (extension),
the timer X register (low-order),
the timer X register (high-order).
Do not write to only one of them.
When the above mode is set and timer $X$ operates as the 16 -bit counter, if the timer $X$ register (extension) is never set after reset is released, setting the timer $X$ register (extension) is not required. In this case, write the timer X register (low-order) first and the timer X register (high-order). However, once writing to the timer $X$ register (extension) is executed, note that the value is retained to the reload latch.
- In the IGBT output and PWM modes, do not write " 1 " to the timer $X$ register (extension). Also, when " 1 " is already written to the timer $X$ register, be sure to write " 0 " to the register before using. Write to the following registers in the order as shown below;
the compare register (high- and low-order),
the timer X register (extension),
the timer X register (low-order),
the timer X register (high-order).
It is possible to use whichever order to write to the compare register (high- and low-order). However, write both the compare register and the timer X register at the same time.


## (2) Read Order to Timer $X$

- In all modes, read the following registers in the order as shown below; the timer X register (extension), the timer $X$ register (high-order), the timer X register (low-order).
When reading the timer $X$ register (extension) is not required, read the timer $X$ register (high-order) first and the timer $X$ register (loworder).
Read order to the compare register is not specified.
- If reading to the timer $X$ register during write operation or writing to it during read operation is performed, normal operation will not be performed.


## (3) Write to Timer X

- Which write control can be selected by the timer X write control bit (b3) of the timer X mode register (address 2F16), writing data to both the latch and the timer at the same time or writing data only to the latch. When writing a value to the timer X address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. After reset release, when writing a value to the timer $X$ address, the value is set into the timer and the timer latch at the same time, because they are written at the same time.
When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.
- Do not switch the timer count source during timer count operation. Stop the timer count before switching it.


## (4) Set of Timer X Mode Register

Set the write control bit of the timer X mode register to " 1 " (write to the latch only) when setting the IGBT output and PWM modes. Output waveform simultaneously reflects the contents of both registers at the next underflow after writing to the timer X register (highorder).

## (5) Output Control Function of Timer X

When using the output control function (INT1 and INT2) in the IGBT output mode, set the levels of INT1 and INT2 to "H" in the falling edge active or to " $L$ " in the rising edge active before switching to the IGBT output mode.

## (6) Note on Switch of CNTRo Active Edge

- When the CNTRo active edge switch bits are set, at the same time, the interrupt active edge is also affected.
- When the pulse width is measured, set the bit 7 of the CNTRo active edge switch bits to " 0 ".


## Timer $\mathbf{Y}$

Timer $Y$ is a 16-bit timer. The timer $Y$ count source can be selected by setting the timer $Y$ mode register. When $f\left(X_{C I N}\right)$ is selected as the count source, counting can be performed regardless of XCIN oscillation. However, when XcIN is stopped, the external pulse input from XCIN pin is counted.
Four operating modes can be selected for timer $Y$ by the timer $Y$ mode register. Also, the real time port can be controlled.

## (1) Timer Mode

The timer Y count source can be selected by setting the timer Y mode register.

## (2) Period Measurement Mode

The interrupt request is generated at rising or falling edge of CNTR1 pin input signal. Simultaneously, the value in timer $Y$ latch is reloaded in timer Y and timer Y continues counting. Except for that, this mode operates just as in the timer mode.
The timer value just before the reloading at rising or falling of CNTR1 pin input is retained until the timer $Y$ is read once after the reload. The rising or falling timing of CNTR1 pin input is found by CNTR1 interrupt. When using this mode, set the port sharing the CNTR1 pin to input mode.

## (3) Event Counter Mode

The timer counts signals input through the CNTR1 pin. Except for that, this mode operates just as in the timer mode. When using this mode, set the port sharing the CNTR1 pin to input mode.

## (4) Pulse Width HL Continuously Measurement Mode

The interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for that, this mode operates just as in the period measurement mode. When using this mode, set the port sharing the CNTR1 pin to input mode.

## - Notes on Timer Y - CNTR1 Interrupt Active Edge Selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.

## - Timer Y Read/Write Control

- When reading from/writing to timer Y, read from/write to both the high-order and low-order bytes of timer Y. When the value is read, read the high-order bytes first and the low-order bytes next. When the value is written, write the low-order bytes first and the highorder bytes next.
If reading from the timer Y register during write operation or writing to it during read operation is performed, normal operation will not be performed.
- When writing a value to the timer Y address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. Normally, when writing a value to the timer $Y$ address, the value is set into the timer and the timer latch at the same time, because they are set to write at the same time.
When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.
- Do not switch the timer count source during timer count operation. Stop the timer count before switching it.


## - Real Time Port Control

When the real time port function is valid, data for the real time port is output from ports P47 and P46 each time the timer Y underflows. (However, if the real time port control bit is changed from " 0 " to " 1 " after the data for real time port is set, data is output independent of the timer Y operation.) When the data for the real time port is changed while the real time port function is valid, the changed data is output at the next underflow of timer Y. Before using this function, set the corresponding port direction registers to output mode.


Timer X mode register
(TXM: address $002 \mathrm{~F}_{16}$ )

- Timer $X$ operating mode bits $\begin{array}{cc}\text { b2 b1 b0 } \\ 0 & 0 \\ 0 & 0\end{array}$.
$\begin{array}{lll}0 & 0 & 0 \\ 0 & \text { : Timer mode }\end{array}$
$\begin{array}{lll}0 & 0 & 1 \text { : Pulse output mode } \\ 0 & 1 & 0\end{array}$
$\begin{array}{lll}0 & 1 & 0 \\ 0 & 1 & 1 \\ 0 & \text { : PWBT output mode }\end{array}$
10 : Event counter mode
110 : Not available
111 : Not available
Timer X write control bit
$0:$ Write data to both timer latch and timer
Timer $X$ data to timer latch only
0 : Frequency divider output
1 : $f($ (Xcin)
Data for control of event counter window
0 : Event count enabled
Timer X count stop bit
0 : Count operation
1 : Count stop
Timer X output selection bit (P35)
0 : I/O port
1 : Timer X output


0 : Real time port function invalid 1 : Real time port functin valid
P46 data for real time port
P47 data for real time port
Timer Y count source selection bit
0 : Frequency divider output
1: $f(X \mathrm{XcIN})$
T5 b4 $Y$ operating mode bits
00 : Timer mode
0 1: Period measurement mode
10 : Event counter mode
11 : Pulse width HL continuous measurement mode CNTR1 active edge switch bit
0 : Count at rising edge in event counter mode Measure falling period in period measurement mode Falling edge active for CNTR1 interrupt
1 : Count at falling edge in event counter mode Measure rising period in period measurement mode
Rising edge active for CNTR1 interrupt
Timer Y count stop bit
$0:$ Count operat
1 : Count stop


Timer Y mode register 2
(TYM2: address 0FFB16)
Timer Y write control bit
0 : Write data to both timer latch and timer
1: Write data to timer latch only
Not used (returns " 0 " when read)

Fig. 23 Structure of Timer X, Y related registers


Fig. 24 Block diagram of Timer $X, Y$

## SERIAL I/O

The 38C2 group has built-in two 8-bit serial I/O.
Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode can be selected by setting the serial I/O mode selection bit of the serial I/O control register to " 1 ". For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.


Fig. 25 Block diagram of clock synchronous serial I/O


Fig. 26 Operation of clock synchronous serial I/O function

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by setting the serial I/O mode selection bit of the serial I/O control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.
The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 27 Block diagram of UART serial I/O


Fig. 28 Operation of UART serial I/O function

## [Transmit Buffer Register/Receive Buffer Register (TB/RB)]

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Serial I/O Status Register (SIO1STS, SIO2STS)]

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is set to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register sets all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively) to " 0 ". Writing " 0 " to the serial $1 / O$ enable bit SIOE (bit 7 of the serial I/O control register) also sets all the status flags to " 0 ", including the error flags.
All bits of the serial I/O status register are set to " 0 " at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to " 1 ", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0 ) become " 1 ".
[Serial I/O Control Register (SIO1CON, SIO2CON)]
The serial I/O control register consists of eight control bits for the serial I/O function.
[UART Control Register (UART1CON, UART2CON)]
The UART control register consists of four control bits (bits 0 to 3 ) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P55/TxD1 [P32/TxD2] pin.

## [Baud Rate Generator (BRG1, BRG2)]

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.


## $0: 8$ bits

1: 7 bits

- Parity enable bit (PARE) 0 : Parity checking disabled 1: Parity checking enabled

Parity selection bit (PARS)
0 : Even parity
1: Odd parity
Stop bit length selection bit (STPS) $0: 1$ stop bit 1: 2 stop bits

P55/TXD1 [P32/TxD2] P-channel output disable bit (POFF) 0 : CMOS output (in output mode)
1: N -channel open drain output (in output mode)

- Not used (return " 1 " when read)
( ) : For Serial I/O1
[ ] : For Serial I/O2
Fig. 29 Structure of serial I/O related registers


## - Notes on serial I/O

When setting transmit enable bit to " 1 ", the serial I/O transmit interrupt request bit is automatically set to " 1 ". When not requiring the interrupt occurrence synchronous with the transmision enabled, take the following sequence.
(1)Set the serial I/O transmit interrupt enable bit to "0" (disabled).
(2) Set the transmit enable bit to " 1 ".
(3) Set the serial I/O transmit interrupt request bit to " 0 " after 1 or more instructions have been executed.
(4)Set the serial I/O transmit interrupt enable bit to " 1 " (enabled).

## A-D CONVERTER

The 38C2 group has a 10-bit A-D converter. The A-D converter performs successive approximation conversion.

## [A-D Conversion Register (ADL, ADH)]

One of these registers is a high-order register, and the other is a loworder register. The high-order 8 bits of a conversion result is stored in the A-D conversion register (high-order) (address 001B16), and the low-order 2 bits of the same result are stored in bit 7 and bit 6 of the A-D conversion register (low-order) (address 001A16).
During A-D conversion, do not read these registers.
Also, the connection between the resistor ladder and reference voltage input pin (VREF) can be controlled by the VREF input switch bit (bit 0 of address 001 A 16 ). When " 1 " is written to this bit, the resistor ladder is always connected to Vref. When " 0 " is written to this bit, the resistor ladder is disconnected from VREF except during the A-D conversion.

## [A-D Control Register (ADCON)]

This register controls A-D converter. Bits 2 to 0 are analog input pin selection bits. Bit 3 is an AD conversion completion bit and " 0 " during $A-$ D conversion. This bit is set to " 1 " upon completion of A-D conversion. A-D conversion is started by setting " 0 " in this bit.

## [Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVss and VREF, and outputs the divided voltages.

## [Channel Selector]

The channel selector selects one of the input ports P47/AN7-P4o/ ANo and inputs it to the comparator.

## [Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and store the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD conversion interrupt request bit to "1."
Note that because the comparator consists of a capacitor coupling, set the A-D clock frequency to 250 kHz or more during an A-D conversion.
Also, when the STP instruction is executed during the A-D conversion, the A-D conversion is stopped immediately, the A-D conversion completion bit is set to " 1 ", and the interrupt request is generated.


Fig. 30 Structure of A-D control register


Fig. 31 Block diagram of A-D converter

## LCD DRIVE CONTROL CIRCUIT

The 38C2 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output disable register
- LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 24 segment output pins and 4 common output pins can be used.
Up to 96 pixels can be controlled for an LCD display. When the LCD enable bit is set to " 1 " after data is set in the LCD mode register, the
segment output disable register, and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 8 Maximum number of display pixels at each duty ratio

| Duty ratio | Maximum number of display pixels |
| :---: | :--- |
| 2 | 48 dots <br> or 8 segment LCD 6 digits |
| 3 | 72 dots <br> or 8 segment LCD 9 digits |
| 4 | 96 dots <br> or 8 segment LCD 12 digits |



Note : LCDCK is a clock for an LCD timing controller.


Notes 1: Only pins set to output ports by the direction register can be controlled to switch to output ports or segment outputs by the segment output disable register.
2: When the VL pin input selection bit (VLSEL) of the LCD power control register (address 003816) is " 1 ", settings of the segment output disable bit 22 and segment output disable bit 23 are invalid.

Fig. 32 Structure of LCD related registers


Fig. 33 Block diagram of LCD controller/driver

## Bias Control and Applied Voltage to LCD Power Input Pins

When the voltage is applied from the LCD power input pins (VL1VL3), set the VL pin input selection bit (bit 5 of the LCD power control register) and VL3 connection bit (bit 6 of LCD power control register) to " 1 ", apply the voltage value shown in Table 9 according to the bias value. In this case, SEG22 pin and SEG23 pin cannot be used.
Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Table 9 Bias control and applied voltage to VL1-VL3

| Bias value | Voltage value |
| :---: | :--- |
| $1 / 3$ bias | $\mathrm{VL3}=\mathrm{VLCD}$ |
|  | $\mathrm{VL2}=2 / 3 \mathrm{VLCD}$ |
|  | $\mathrm{VL1}=1 / 3 \mathrm{VLCD}$ |

Note : VLCD is the maximum value of supplied voltage for the LCD panel.

## Common Pin and Duty Ratio Control

The common pins (COM0-COM3) to be used are determined by duty ratio. Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register). When reset is released, Vcc voltage is output from the common pin.

Table 10 Duty ratio control and common pins used

| Duty <br> ratio | Duty ratio selection bits |  | Common pins used |
| :---: | :---: | :---: | :--- |
|  | Bit 1 | Bit 0 |  |
| 2 | 0 | 1 | $\mathrm{COM} 0, \mathrm{COM} 1$ |
| 3 | 1 | 0 | $\mathrm{COM} 0-\mathrm{COM} 2$ |
| 4 | 1 | 1 | $\mathrm{COM}-\mathrm{COM} 3$ |

Note: Unused common pin outputs the unselected waveform.

## Segment Signal Output Pin

The segment signal output pins (SEGo-SEG23) are shared with ports P0-P2. When these pins are used as the segment signal output pins, set the direction registers of the corresponding pins to " 1 ", and set the segment output disable register to " 0 ".
Also, these pins are set to the input port after reset, the Vcc voltage is output by the pull-up resistor.


Fig. 34 Example of circuit at each bias (at external power input)

## LCD Power Circuit

The LCD power circuit has the dividing resistor for LCD power which can be connected/disconnected with the LCD power control register.

```
b74
                                    Dividing resistor for LCD power control bit (LCDRON)
                                    0}\mathrm{ : Internal dividing resistor disconnected from LCD power circuit
                                    1: Internal dividing resistor connected to LCD power circuit
                    Dividing resistor for LCD power selection bits (RSEL)
                    b3 b2
                            1 0:\Larger resistor
                    0 0:
                    Smaller resistor
                                    return "0" when read)
                                    Do not write to "1")
                                    L pin input selection bit (VLSEL)
                                    0: Input invalid
                            .VL input function valid
                            a connection bi
                            - Connect LCD internal VL3 to VCc
                                    1: Connect LCD internal V L3 to VL3 pin
                    Not used (return "0" when read)
                                    (Do not write to "1")
Notes 1: When voltage is applied to VL1 to VL3 by using the external resistor, write "102" to
    dividing resistor for LCD power selection bits.
    : Setting to the VL pin input selection bit (VLSEL) = "1" has the most priority than setting to
        the port P2 direction register (address 0005 16 ) and segment output disable register 2
        (address OFFA16)
    3: When the LCD drive control circuit is used at VL3 = Vcc, apply Vcc to VL3 pin and write "1"
        to VL3 connection bit.
```

Fig. 35 Structure of LCD power control register


Fig. 36 VL block diagram

## LCD Display RAM

The 12-byte area of address 004016 to 004B16 is the designated RAM for the LCD display. When " 1 " is written to these addresses, the corresponding segments of the LCD display panel are turned on.

## LCD Drive Timing

For the LCD drive timing, type A or type $B$ can be selected.
The LCD drive timing is selected by the timing selection bit (bit 4 of LCD mode register).
Type A is selected by setting the LCD drive timing selection bit to " 0 ", type B is selected by setting the bit to " 1 ". Type A is selected after reset.

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;
$f($ LCDCK $)=\frac{\text { (frequency of count source for LCDCK) }}{\text { (divider division ratio for LCD) }}$
Frame frequency $=\frac{f(\text { LCDCK })}{\text { duty ratio }}$

## Note

(1) When the STP instruction is executed, the following bits are set to " 0 ";

- LCD enable bit (bit 3 of LCD mode register)
- Bits other than bit 6 of the LCD power control register.
(2) When the voltage is applied to VL1 to VL3 by using the external resistor, write "102" to dividing resistor for LCD power selection bits (RSEL) of the LCD power control register (address 003816).
(3) When the LCD drive control circuit is used at VL3 = VCC, apply VCC to VL3 pin and write "1" to VL3 connection bit of the LCD power control register (address 003816).

| Bit <br> Address | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Fig. 37 LCD display RAM map





Fig. 38 LCD drive waveform (1/2 bias, type A)


Fig. 39 LCD drive waveform (1/3 bias, type A)


Fig. 40 LCD drive waveform (1/2 bias, type $B$ )


Fig. 41 LCD drive waveform (1/3 bias, type $B$ )

## WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit counter.

## Initial Value of Watchdog Timer

At reset or writing to the watchdog timer control register, each watchdog timer is set to "FF16." Instructions such as STA, LDM and CLB to generate the write signals can be used.
The written data in bits 0 to 5 are not valid, and the above values are set.

## Standard Operation of Watchdog Timer

The watchdog timer is in the stop state at reset and the watchdog timer starts to count down by writing an optional value in the watchdog timer control register. An internal reset occurs at an underflow of the watchdog timer. Then, reset is released after the reset release time is elapsed, the program starts from the reset vector address. Normally, writing to the watchdog timer control register before an underflow of the watchdog timer is programmed. If writing to the watchdog control register is not executed, the watchdog timer does not operate.

When reading the watchdog timer control register is executed, the contents of the high-order 6-bit counter and the STP instruction disable bit (bit 6), and the count source selection bit (bit 7) are read out. When the STP instruction disable bit is " 0 ", the STP instruction is valid. The STP instruction is disabled by writing to " 1 " to this bit. In this time, when the STP instruction is executed, it is handled as the undefined instruction, the internal reset occurs. This bit cannot be set to " 0 " by program. This bit is " 0 " after reset.
The time until the underflow of the watchdog timer control register after writing to the watchdog timer control register is executed is as follows (when the bit 7 of the watchdog timer control register is " 0 ") ;

- at frequency/2/4/8 mode $(f(X I N))=8 \mathrm{MHz}): 32.768 \mathrm{~ms}$
- at low-speed mode $(\mathrm{f}(\mathrm{XCIN})=32 \mathrm{KHz}): 8.19 \mathrm{~s}$


## Note

The watchdog timer continues to count even during the wait time set by timer 1 and timer 2 to release the stop state and in the wait mode. Accordingly, do not underflow the watchdog timer in this time.


Fig. 42 Block diagram of Watchdog timer


Fig. 43 Structure of Watchdog timer control register


Fig. 44 Timing diagram of reset output

## CLOCK OUTPUT FUNCTION

A system clock $\phi$ can be output from I/O port P36. The triple function of I/O port, timer 2 output function and system clock $\phi$ output function is performed by the clock output control register (address 001816) and the timer 2 output selection bit of the timer 12 mode register (address 002516).
In order to output a system clock $\phi$ from I/O port P36, set the timer 2 output selection bit and bit 0 of the clock output control register to " 1 ". When the clock output function is selected, a clock is output while the direction register of port P36 is set to the output mode.
P36 is switched to the port output or the output (timer 2 output and the clock output) except port at the cycle after the timer 2 output control bit is switched.


Fig. 45 Structure of clock output control register

Timer 2 output control bit


Fig. 46 Block diagram of Clock output function

## RESET CIRCUIT

To reset the microcomputer, $\overline{R E S E T}$ pin should be held at an " L " level for $2 \mu$ s or more. Then the RESET pin is returned to an " H " level (the power source voltage should be between Vcc (min.) and 5.5 V , and the quartz-crystal oscillator should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage meets VIL spec. when a power source voltage passes Vcc (min.).


Fig. 47 Reset circuit example


Fig. 48 Reset sequence

|  | Address | Register contents |  | Address Register contents |
| :---: | :---: | :---: | :---: | :---: |
| (1) Port P0 | 000016 | 0016 | (35) Watchdog timer control register | 0037160 0 1 1 1 1 1 1 |
| (2) Port P0 direction register | 000116 | 0016 | (36) LCD power control register | $003816 \square 0016$ |
| (3) Port P1 | 000216 | 0016 | (37) LCD mode register | $003916 \quad 0016$ |
| (4) Port P1 direction register | 000316 | 0016 | (38) Interrupt edge selection register | 003A $16 \square 0016$ |
| (5) Port P2 | 000416 | 0016 | (39) CPU mode register |  |
| (6) Port P2 direction register | 000516 | 0016 | (40) Interrupt request register 1 | 003C16 0016 |
| (7) Port P3 | 000616 | 0016 | (41) Interrupt request register 2 | 003D16 0016 |
| (8) Port P3 direction register | 000716 | 0016 | (42) Interrupt control register 1 | 003E16 0016 |
| (9) Port P4 | 000816 | 0016 | (43) Interrupt control register 2 | 003F16 0016 |
| (10) Port P4 direction register | 000916 | 0016 | (44) Serial I/O1 control register | OFE016 0016 |
| (11) Port P5 | 000A ${ }_{16}$ | 0016 | (45) UART1 control register |  |
| (12) Port P5 direction register | 000B16 | 0016 | (46) Serial I/O2 control register | OFE316 0016 |
| (13) Port P6 | 000C16 | 0016 | (47) UART2 control register |  |
| (14) Port P6 direction register | 000D16 | 0016 | (48) Oscillation output control register | OFF016 0016 |
| (15) Clock output control register | 001816 | 0016 | (49) PULL register | OFF116 0016 |
| (16) A-D control register | 001916 | 0816 | (50) Key input control register | OFF216 0016 |
| (17) Serial I/O1 status register | 001D16 | 1 0 0 0 0 0 0 0 | (51) Timer 1234 mode register | OFF316 0016 |
| (18) Serial I/O2 status register | 001F16 |  | (52) Timer X control register | OFF416 0016 |
| (19) Timer 1 | 002016 | FF16 | (53) Timer 12 frequency division selection register | OFF516 0016 |
| (20) Timer 2 | 002116 | 0116 | (54) Timer 34 frequency division selection register | OFF616 0016 |
| (21) Timer 3 | 002216 | FF16 | (55) Timer XY frequency division selection register | OFF716 0016 |
| (22) Timer 4 | 002316 | FF16 | (56) Segment output disable register 0 | OFF816 $\quad$ FF16 |
| (23) PWM01 register | 002416 | 0016 | (57) Segment output disable register 1 | $\text { 0FF916 } \quad \mathrm{FF}_{16}$ |
| (24) Timer 12 mode register | 002516 | 0016 | (58) Segment output disable register 2 | OFFA16 $\quad$ FF16 |
| (25) Timer 34 mode register | 002616 | 0016 | (59) Timer Y mode register 2 | $0 F F B_{16} \square 0016$ |
| (26) Compare register (low-order) | 002816 | 0016 | (60) Flash memory control register |  |
| (27) Compare register (high-order) | 002916 | 0016 | (61) Processor status register | (PS) $\begin{aligned} \\ \times \times \times \times \times \times 1 \times \times \times \\ \end{aligned}$ |
| (28) Timer X (low-order) | 002A ${ }_{16}$ | FF16 | (62) Program counter | $(\mathrm{PCH}) \quad$ FFFD16 contents |
| (29) Timer X (high-order) | 002B16 | FF16 |  | (PCL) $\mathrm{FFFC}_{16}$ contents |
| (30) Timer X (extension) | 002C ${ }_{16}$ | 0016 |  |  |
| (31) Timer Y (low-order) | 002D16 | FF16 | X: Not fixed |  |
| (32) Timer Y (high-order) | 002E ${ }_{16}$ | FF16 | Since the initial values for other than aba RAM contents are indefinite at reset, the | above mentioned registers and hey must be set. |
| (33) Timer X mode register | 002F16 | 0016 |  |  |
| (34) Timer Y mode register | 003016 | 0016 |  |  |

Fig. 49 Internal status at reset

## CLOCK GENERATING CIRCUIT

The 38C2 group has two built-in oscillation circuits; main clock XINXout and sub-clock Xcin-Xcout. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and Xout since a feedback resistor exists on-chip. However, an external feedback resistor is needed between XCIN and Xcout.
To supply a clock signal externally, input it to the XIN pin and make the Xout pin open. The sub clock Xcin-Xcout oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.
Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and Xcout pins function as I/O ports.

## Frequency Control

## (1) Frequency/8 Mode

The system clock $\phi$ is the frequency of XIN divided by 8. After reset is released, this mode is selected.

## (2) Frequency/4 Mode

The system clock $\phi$ is the frequency of XIN divided by 4.

## (3) Frequency/2 Mode

The system clock $\phi$ is the frequency of XIN divided by 2.

## (4) Low-speed Mode

The system clock $\phi$ is the frequency of XCIN divided by 2 . In the lowspeed mode, the low-power dissipation operation can be performed when the main clock XIN is stopped by setting the bit 7 of the CPU mode register to " 0 ". In this case, when main clock XIN oscillation is restarted, generate the wait time until the oscillation is stable by program after the bit 7 of the CPU mode register is set to " 1 ".


Note: An external feed-back resistor may be needed depending on conditions.

Fig. 50 Ceramic resonator circuit

## Notes on Clock Generating Circuit

If you switch the mode between frequency/2/4, or 8 and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode, set the frequency in the condition that $f(X I N)>3 \bullet f(X C I N)$.

## Oscillation Control

## (1) Stop Mode

If the STP instruction is executed, the system clock $\phi$ stops at an " H " level, and main clock and sub-clock oscillators stop.
In this time, values set previously to timer 1 latch and timer 2 latch are loaded automatically to timer 1 and timer 2 . Set the values to generate the wait time required for oscillation stabilization to timer 1 latch and timer 2 latch (low-order 8 bits of timer 1 and high-order 8 bits of timer 2) before the STP instruction.
The frequency divider for timer 1 is used for the timer 1 count source, and the output of timer 1 is forcibly connected to timer 2 . In this time, bits 0 to 5 of the timer 12 mode register are cleared to " 0 ".
The values of the timer 12 frequency divider selection register are not changed.
Set the interrupt enable bits of the timer 1 and timer 2 to disabled ("0") before executing the STP instruction.
Oscillator restarts when reset occurs or an interrupt request is received, but the system clock $\phi$ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

## (2) Wait Mode

If the WIT instruction is executed, only the system clock $\phi$ stops at an " H " state. The states of main clock and sub clock are the same as the state before executing the WIT instruction, and oscillation does not stop. Since supply of system clock $\phi$ is started immediately after the interrupt is received, the instruction can be executed immediately.


Fig. 51 External clock input circuit


Fig. 52 Clock generating circuit block diagram

System clock $=$ Main clock $f($ XIN $)$


Notes 1: When the mode is switched from frequency/2/4/8 to the low-speed mode, or the opposite is performed, change CM7 at first, and then, change CM 6 after the oscillation of the changed mode is stabilized.
2: The all modes can be switched to the stop mode or the wait mode and return to the source mode when the stop mode or the wait mode is ended.
3: Timer and LCD operate in the wait mode.
4: When the stop mode is ended, a delay time can be set by connecting timer 1 and timer 2 .

Fig. 53 State transitions of system clock

## Oscillation External Output Function

The 38C2 group has the oscillation external output function to output the rectangular waveform of the clock obtained by the oscillation circuits from P41 and P40.
In order to validate the oscillation external output function, set P40 or P 41 , or both to the output mode (set the corresponding direction register to " 1 ").
The level of the Xcout external output signal becomes "H" by the P40/P41 oscillation output control bits (bits 0 and 1) of the oscillation output control register (address 0FF016) in the following states;

- the function to output the signal from the Xcout pin externally is selected
- the sub clock (XCIN-XCOUT) is in the stop oscillating or stop mode. Likewise, the level of the Xout external output signal becomes "H" by the P40/P41 oscillation output control bits (bits 0 and 1) of the oscillation output control register (address 0FF016) in the following states;
- the function to output the signal from the XOUT pin externally is selected
- the main clock (XIN-XOUT) is in the stop oscillating or stop mode.


## Note

When the signal from the Xout pin or Xcout pin of the oscillation circuit is input directly to the circuit except this MCU and used, the system operation may be unstabilized.
In order to share the oscillation circuit safely, use the clock output from P40 and P41 by this function for the circuits except this MCU.


Fig. 54 Structure of oscillation output control register


Fig. 55 Block diagram of Oscillation output function

## NOTES ON PROGRAMMING <br> Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index $X$ mode $(T)$ and the decimal mode (D) flags because of their effect on calculations.

## Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1," then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing an SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative ( N ), overflow ( V ), and zero (Z) flags are invalid.


## Timers

- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.
- The timers share the one frequency divider to generate the count source. Accordingly, when each timer starts operating, initializing the frequency divider is not executed. Therefore, when the frequency divider is selected for the count source, the delay of the maximum one cycle of the count source is generated until the timer starts counting or the waveform is output from timer starts operating. Also, the count source cannot be checked externally.


## Multiplication and Division Instructions

- The index $X$ mode ( $T$ ) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.


## Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag $(T)$ is " 1 "
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text { SRDY }}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text { SRDY }}$ output enable bit to "1."
Serial I/O continues to output the final bit from the TXD pin after transmission is completed.

## A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.
Therefore, set the A-D clock frequency to 250 kHz or more.
Also, when the STP instruction is executed during the A-D conversion, the A-D conversion is stopped immediately, the A-D conversion completion bit is set to " 1 ", and the interrupt request is generated.

## Instruction Execution Time

The instruction execution time is obtained by multiplying the number of cycles shown in the list of machine instructions by the period of the internal clock $\phi$.

## NOTES ON USE

## VL3 pin

When LCD drive control circuit is not used, connect VL3 to Vcc.

## Countermeasures against noise

(1) Shortest wiring length
(1) Wiring for RESET pin

Make the length of wiring which is connected to the $\overline{\text { RESET }}$ pin as short as possible. Especially, connect a capacitor across the $\overline{\text { RESET }}$ pin and the Vss pin with the shortest possible wiring (within 20mm).

## - Reason

The width of a pulse input into the $\overline{\text { RESET }}$ pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 56 Wiring for the RESET pin
(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm ) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.
- Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.


Fig. 57 Wiring for clock I/O pins
(2) Connection of bypass capacitor across Vss line and Vcc line Connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.


Fig. 58 Bypass capacitor across the Vss line and the Vcc line

## (3) Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

- Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.
(2) Installing oscillator away from signal lines where potential levels change frequently
Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

## - Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.


Fig. 59 Wiring for a large current signal line/Writing of signal lines where potential levels change frequently
(4) Wiring to VPP pin of flash memory version

Connect an approximately $10 \mathrm{k} \Omega$ resistor to the VPP pin the shortest possible in series and also to the Vss pin.

Note: Even when a circuit which included an approximately $10 \mathrm{k} \Omega$ resistor is used in the Mask ROM version, the microcomputer operates correctly.

## - Reason

The VPP pin of the flash memory version is the power source input pin for the built-in flash memory. When programming/erasing in the built-in flash memory, the impedance of the VPP pin is low to allow the electric current for writing/erasing flow into the flash memory. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in flash memory, which may cause a program runaway.


Fig. 60 Wiring for the VPP pin of flash memory

## Electric Characteristic Differences Between Mask ROM and Flash memory Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between the mask ROM and flash memory version MCUs due to the difference in the manufacturing processes.
When manufacturing an application system with the flash memory version and then switching to use of the mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

## Oscillation Circuit Constant

(1) Determine an oscillation circuit constant after consulting the oscillator manufacturer about the matching characteristic evaluation.
(2) Since oscillation circuit constants may be differences between the flash memory version and the mask ROM version, evaluate them, respectively.

## FLASH MEMORY MODE

The 38C2 group (A version)'s flash memory version has an internal new DINOR (Dlvided bit line NOR) flash memory that can be rewritten with a single power source when Vcc is 4.5 to 5.5 V , and 2 power sources when Vcc is 3.0 to 4.5 V .
For this flash memory, three flash memory modes are available in which to read, program, and erase: the parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and the CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU).

## Summary

Table 11 lists the summary of the 38C2 group (A version)'s flash memory version.
This flash memory version has some blocks on the flash memory as shown in Figure 61 and each block can be erased.
In addition to the ordinary User ROM area to store the MCU operation control program, the flash memory has a Boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This Boot ROM area can be rewritten in only parallel I/O mode.

Table 11 Summary of 38C2 group (A version)'s flash memory version

| Item |  |
| :--- | :--- |
| Power source voltage (Vcc) | Vcc $=2.5$ to 5.5 V (Note 1) |
|  | Vcc $=2.5$ to (Vcc at program/erase) +0.5 V (Note 2) |
| Program/Erase VPP voltage (VPP) | VPP $=4.5$ to $5.5 \mathrm{~V}, \mathrm{Vcc}=3.0$ to 5.5 V |
| Flash memory mode | 3 modes; Parallel I/O mode, Standard serial I/O mode, CPU rewrite mode |
| Erase block division | User ROM area |
|  | Root ROM area |
| Program method | Not divided (4K bytes) (Note 3) |
| Erase method | In units of bytes |
| Program/Erase control method | Block erase |
| Number of commands | Program/Erase control by software command |
| Number of program/Erase times | 5 commands |
| ROM code protection | 100 times |

Notes 1: It is the rating value when $\mathrm{Vcc}=5.0$ to 5.5 V at program/erase.
2: It is the rating value when $\mathrm{Vcc}=3.0$ to 5.0 V at program/erase.
3: The Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. This Boot ROM area can be erased and written in only parallel I/O mode.

## Parallel I/O mode




CPU rewrite mode, standard serial I/O mode


| F00016 | Boot ROM area |
| :--- | :--- |
| FFFF16 | 4 Kbytes |
|  | User area / Boot area select bit $=$ " $1 "$ |


| Product name | Flash memory <br> top address |
| :---: | :---: |
| M38C29FFA | 100016 |

Notes 1: The Boot ROM area can be rewritten in only parallel I/O mode.
(Access to any other areas is inhibited.)
2: To specify a block, use the maximum address in the block.

Fig. 61 Block diagram of built-in flash memory

## (1) CPU Rewrite Mode

In CPU rewrite mode, the internal flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU).
In CPU rewrite mode, only the User ROM area shown in Figure 61 can be rewritten; the Boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the User ROM area and each block area.
The control program for CPU rewrite mode can be stored in either User ROM or Boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to internal RAM area before it can be executed.

## Boot Mode

The control program for CPU rewrite mode must be written into the User ROM or Boot ROM area in parallel I/O mode beforehand. (If the control program is written into the Boot ROM area, the standard serial I/O mode becomes unusable.)
See Figure 61 for details about the Boot ROM area.
Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating using the control program in the User ROM area.
When the microcomputer is reset by pulling the $\mathrm{P} 41(\overline{\mathrm{CE}})$ pin high, the CNVss pin high, the CPU starts operating (start address of program is stored into addresses FFFC16 and FFFD16) using the control program in the Boot ROM area. This mode is called the "Boot mode". Also, User ROM area can be rewritten using the control program in the Boot ROM area.

## Block Address

Block addresses refer to the maximum address of each block. These addresses are used in the block erase command.

## Outline Performance (CPU Rewrite Mode)

CPU rewrite mode is usable in the single-chip or Boot mode. The only User ROM area can be rewritten.
In CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. This rewrite control program must be transferred to internal RAM area before it can be executed.
The MCU enters CPU rewrite mode by applying 4.5 V to 5.5 V to the CNVss pin and setting " 1 " to the CPU rewrite mode select bit (bit 1 of address OFFE16). Then, software commands can be accepted.
Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.

Figure 62 shows the flash memory control register.
Bit 0 of the flash memory control register is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is " 0 " (busy). Otherwise, it is " 1 " (ready).
Bit 1 of the flash memory control register is the CPU rewrite mode select bit. When this bit is set to " 1 ", the MCU enters CPU rewrite mode. And then, software commands can be accepted. In CPU rewrite mode, the CPU becomes unable to access the internal flash
memory directly. Therefore, use the control program in the internal RAM for write to bit 1 . To set this bit 1 to " 1 ", it is necessary to write " 0 " and then write " 1 " in succession to bit 1 . The bit can be set to " 0 " by only writing " 0 ".
Bit 2 of the flash memory control register is the CPU rewrite mode entry flag. This flag indicates " 1 " in CPU rewrite mode, so that reading this flag can check whether CPU rewrite mode has been entered or not.
Bit 3 of the flash memory control register is the flash memory reset bit used to reset the control circuit of internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is " 1 ", setting " 1 " for this bit resets the control circuit. To release the reset, it is necessary to set this bit to " 0 ".
Bit 4 of the flash memory control register is the User area/Boot area select bit. When this bit is set to "1", Boot ROM area is accessed, and CPU rewrite mode in Boot ROM area is available. In Boot mode, this bit is set to " 1 " automatically. Programming of this bit must be executed on program of the internal RAM.
Figure 63 shows a flowchart for setting/releasing CPU rewrite mode.


Notes 1: The contents of flash memory control register are "XXX00001" just after reset release.
2: For this bit to be set to " 1 ", the user needs to write " 0 " and then " 1 " to it in succession. Use the control program in the RAM for write to this bit.
3: This bit is valid when the CPU rewrite mode select bit is " 1 ". Set this bit 3 to " 0 " subsequently after setting bit 3 to " 1 ".

Fig. 62 Structure of flash memory control register


Notes 1: When starting the MCU in the single-chip mode, supply 4.5 to 5.5 V to the CNVss pin until checking the CPU rewrite mode entry flag.
2: Set the main clock as follows depending on the XIN divider select bits of clock control register (bits 4, 5 of address 003F16):
3: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to execute the read array command or reset the flash memory.

Fig. 63 CPU rewrite mode set/release flowchart

## Notes on CPU Rewrite Mode

Take the notes described below when rewriting the flash memory in CPU rewrite mode.

## -Operation speed

During CPU rewrite mode, set the system clock $\phi$ to 4.0 MHz or less using the main clock division ratio selection bits (bits 4 and 5 of address 003B16).

## OInstructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during CPU rewrite mode.

## OInterrupts inhibited against use

The interrupts cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory.

## - Watchdog timer

If the watchdog timer has been already activated, internal reset due to an underflow will not occur because the watchdog timer is surely cleared during program or erase.

## -Reset

Reset is always valid. The MCU is activated using the boot mode at release of reset in the condition of CNVss = "H", so that the program will begin at the address which is stored in addresses FFFC16 and FFFD16 of the boot ROM area.

## Software Commands

Table 12 lists the software commands.
After setting the CPU rewrite mode select bit to " 1 ", execute a software command to specify an erase or program operation.
Each software command is explained below.

## -Read Array Command (FF16)

The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an address to be read is input in one of the bus cycles that follow, the contents of the specified address are read out at the data bus (D0 to D7).
The read array mode is retained until another command is written.

## -Read Status Register Command (7016)

When the command code " 7016 " is written in the first bus cycle, the contents of the status register are read out at the data bus (D0 to D7) by a read in the second bus cycle.
The status register is explained in the next section.

## - Clear Status Register Command (5016)

This command is used to clear the bits SR4 and SR5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code " 5016 " in the first bus cycle.

## -Program Command (4016)

Program operation starts when the command code " 4016 " is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start.
Whether the write operation is completed can be confirmed by read status register or the RY/BY status flag. When the program starts, the read status register mode is entered automatically and the contents of the status register is read at the data bus (D0 to D7). The status register bit 7 (SR7) is set to " 0 " at the same time the write operation starts and is returned to " 1 " upon completion of the write operation. In this case, the read status register mode remains active until the read array command (FF16) is written.

The RY/ $\overline{B Y}$ status flag of the flash memory control register is " 0 " during write operation and " 1 " when the write operation is completed as is the status register bit 7 .
At program end, program results can be checked by reading the status register.


Fig. 64 Program flowchart

Table 12 List of software commands (CPU rewrite mode)

| Command | Cycle number | First bus cycle |  |  | Second bus cycle |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mode | Address | $\begin{gathered} \text { Data } \\ \text { (Do to D7) } \end{gathered}$ | Mode | Address | $\begin{gathered} \text { Data } \\ \text { (Do to D7) } \end{gathered}$ |
| Read array | 1 | Write | X (Note 4) | FF16 |  |  |  |
| Read status register | 2 | Write | X | 7016 | Read | X | SRD (Note 1) |
| Clear status register | 1 | Write | X | 5016 |  |  |  |
| Program | 2 | Write | X | 4016 | Write | WA (Note 2) | WD (Note 2) |
| Block erase | 2 | Write | X | 2016 | Write | BA (Note 3) | D016 |

Notes 1: SRD = Status Register Data
2: $W A=$ Write Address, $W D=$ Write Data
3: BA = Block Address to be erased (Input the maximum address of each block.)
4: X denotes a given address in the User ROM area.

## -Block Erase Command (2016/D016)

By writing the command code " 2016 " in the first bus cycle and the confirmation command code "D016" and the block address in the second bus cycle that follows, the block erase (erase and erase verify) operation starts for the block address of the flash memory to be specified.
Whether the block erase operation is completed can be confirmed by read status register or the RY/BY status flag of flash memory control register. At the same time the block erase operation starts, the read status register mode is automatically entered, so that the contents of the status register can be read out. The status register bit 7 (SR7) is set to " 0 " at the same time the block erase operation starts and is returned to " 1 " upon completion of the block erase operation. In this case, the read status register mode remains active until the read array command (FF16) is written.
The RY/BY status flag is " 0 " during block erase operation and " 1 " when the block erase operation is completed as is the status register bit 7.
After the block erase ends, erase results can be checked by reading the status register. For details, refer to the section where the status register is detailed.


Fig. 65 Erase flowchart

## Status Register

The status register shows the operating status of the flash memory and whether erase operations and programs ended successfully or in error. It can be read in the following ways:
(1) By reading an arbitrary address from the User ROM area after writing the read status register command (7016)
(2) By reading an arbitrary address from the User ROM area in the period from when the program starts or erase operation starts to when the read array command ( $\mathrm{FF}_{16}$ ) is input.

Also, the status register can be cleared by writing the clear status register command (5016).
After reset, the status register is set to " 8016 ".
Table 13 shows the status register. Each bit in this register is explained below.

## - Sequencer status (SR7)

The sequencer status indicates the operating status of the flash memory. This bit is set to " 0 " (busy) during write or erase operation and is set to " 1 " when these operations ends.
After power-on, the sequencer status is set to " 1 " (ready).

## -Erase status (SR5)

The erase status indicates the operating status of erase operation. If an erase error occurs, it is set to " 1 ". When the erase status is cleared, it is reset to " 0 ".

## -Program status (SR4)

The program status indicates the operating status of write operation. When a write error occurs, it is set to " 1 ".
The program status is reset to " 0 " when it is cleared.

If " 1 " is written for any of the SR5 and SR4 bits, the read array, program, and block erase commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register.

Also, if any commands are not correct, both SR5 and SR4 are set to "1".

Table 13 Definition of each bit in status register

| Each bit of | Status name | "1" | Definition |
| :--- | :--- | :---: | :---: |
| SRD bits |  | Ready | Busy |
| SR7 (bit7) | Sequencer status | - | - |
| SR6 (bit6) | Reserved | Terminated normally | Terminated normally |
| SR5 (bit5) | Erase status | Terminated normally | Terminated normally |
| SR4 (bit4) | Program status | - | - |
| SR3 (bit3) | Reserved | - | - |
| SR2 (bit2) | Reserved | - | - |
| SR1 (bit1) | Reserved | - | - |
| SR0 (bit0) | Reserved |  |  |

## Full Status Check

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 66 shows a full status check flowchart and the action to be taken when each error occurs.


Note: When one of SR5 and SR4 is set to " 1 ", none of the read array, program, and block erase commands is accepted. Execute the clear status register command ( 5016 ) before executing these commands.

Fig. 66 Full status check flowchart and remedial procedure for errors

## Functions To Inhibit Rewriting Flash Memory Version

To prevent the contents of internal flash memory from being read out or rewritten easily, this MCU incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

## -ROM Code Protect Function

The ROM code protect function is the function to inhibit reading out or modifying the contents of internal flash memory by using the ROM code protect control address (address FFDB16) in parallel I/O mode. Figure 67 shows the ROM code protect control address (address FFDB16). (This address exists in the User ROM area.)
If one or both of the pair of ROM code protect bits is set to " 0 ", the

ROM code protect is turned on, so that the contents of internal flash memory are protected against readout and modification. The ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.
If both of the two ROM code protect reset bits are set to " 00 ", the ROM code protect is turned off, so that the contents of internal flash memory can be readout or modified. Once the ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or CPU rewrite mode to rewrite the contents of the ROM code protect reset bits.


Notes 1: When ROM code protect is turned on, the internal flash memory is protected against readout or modification in parallel I/O mode.
2: When ROM code protect level 2 is turned on, ROM code readout by a shipment inspection LSI tester, etc. also is inhibited.
3: The ROM code protect reset bits can be used to turn off ROM code protect level 1 and ROM code protect level 2 . However, since these bits cannot be modified in parallel I/O mode, they need to be rewritten in serial I/O mode or CPU rewrite mode.

Fig. 67 Structure of ROM code protect control address

## ID Code Check Function

Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the programmer is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8 -bit data, and its areas are FFD416 to FFDA16. Write a program which has had the ID code preset at these addresses to the flash memory.


Fig. 68 ID code store addresses

## (2) Parallel I/O Mode

The parallel I/O mode is used to input/output software commands, address and data in parallel for operation (read, program and erase) to internal flash memory.
Use the external device (writer) only for 38C2 Group group (A version)'s flash memory version. For details, refer to the user's manual of each writer manufacturer.

## User ROM and Boot ROM Areas

In parallel I/O mode, the User ROM and Boot ROM areas shown in Figure 61 can be rewritten. Both areas of flash memory can be operated on in the same way.
Program and block erase operations can be performed only in the User ROM area.
The Boot ROM area is 4 Kbytes in size and located at addresses F00016 through FFFF16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.)
In the Boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from our factory. Therefore, using the MCU in standard serial I/O mode, do not rewrite to the Boot ROM area.

## (3) Standard serial I/O Mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is clock synchronized serial. This mode requires a purpose-specific peripheral unit.
The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU rewrite mode), rewrite data input and so forth. The standard serial I/O mode is started by connecting "H" to the P41 ( $\overline{\mathrm{CE}})$ pin and "H" to the CNVSs pin (when $\mathrm{Vcc}=4.5$ to 5.5 V , connect to Vcc , and when $\mathrm{Vcc}=3.0$ to 4.5 V, apply 4.5 V to 5.5 V to Vpp from an external source), and releasing the reset operation. (In the ordinary microcomputer mode, set CNVss pin to "L" level.)
This control program is written in the Boot ROM area when the product is shipped from Renesas. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the Boot ROM area is rewritten in parallel I/O mode. Figure 69 shows the pin connections for the standard serial I/O mode.
In standard serial I/O mode, serial data I/O uses the four UART2 pins Sclk2, RxD2, TxD2 and $\overline{\text { SRDY2 }}$ (BUSY). The ScLK2 pin is the transfer clock input pin through which an external transfer clock is input. The TxD2 pin is for CMOS output. The $\overline{\text { SRDY2 }}$ (BUSY) pin outputs " $L$ " level when ready for reception and " H " level when reception starts. Serial data I/O is transferred serially in 8-bit units. In standard serial I/O mode, only the User ROM area shown in Figure 61 can be rewritten. The Boot ROM area cannot.
In standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, commands sent from the peripheral unit (programmer) are not accepted unless the ID code matches.

## Outline Performance (Standard Serial I/O Mode)

In standard serial I/O mode, software commands, addresses and data are input and output between the MCU and peripheral units (serial programer, etc.) using 4-wire clock-synchronized serial I/O (UART2).
In reception, software commands, addresses and program data are synchronized with the rise of the transfer clock that is input to the SCLK2 pin, and are then input to the MCU via the RxD2 pin. In transmission, the read data and status are synchronized with the fall of the transfer clock, and output from the TxD2 pin.
The TxD2 pin is for CMOS output. Transfer is in 8-bit units with LSB first.
When busy, such as during transmission, reception, erasing or program execution, the $\overline{\text { SRDY2 }}$ (BUSY) pin is "H" level. Accordingly, always start the next transfer after the $\overline{\text { SRDY2 }}$ (BUSY) pin is "L" level. Also, data and status registers in a memory can be read after inputting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following explains software commands, status registers, etc.

Table 14 Description of pin function (Flash Memory Serial I/O Mode)

| Pin name | Signal name | I/O | Function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply |  | Apply guaranteed voltage of program/erase to the Vcc pin and 0 V to the Vss pin. |
| CNVss | CNVss | 1 | Connect this pin to Vcc at $\mathrm{Vcc}=4.5$ to 5.5 V . Connect this pin to VPP at $\mathrm{Vcc}=3.0$ to 4.5 V . |
| $\overline{\text { RESET }}$ | Reset input | I | Reset input pin. When Xin oscillation is stable, input "L" level for $2 \mu$ s or more. |
| XIN | Clock input | 1 | Connect a ceramic resonator or crystal oscillator between the XIN and XOUT pins. |
| Xout | Clock output | O | signal of XIN pin to XOUT pin. |
| AVss | Analog power supply |  | Connect to Vss. |
| VREF | Analog reference voltage | 1 | Apply reference voltage of A-D to this pin. |
| P00-P07 | I/O port P0 | I/O | Input "L" or "H" level, or keep open. |
| P10-P17 | I/O port P1 | I/O | Input "L" or "H" level, or keep open. |
| P20-P27 | I/O port P2 | I/O | Input "L" or "H" level, or keep open. |
| P30 | BUSY output | 0 | BUSY signal output pin. |
| P31 | SCLK input | I | Serial clock input pin. |
| P32 | TXD output | O | Serial data output pin. |
| P33 | RXD input | 1 | Serial data input pin. |
| P34-P37 | I/O port P3 | I/O | Input "L" or "H" level, or keep open. |
| P40 | I/O port P4 | I/O | Input "L" or "H" level, or keep open. |
| P41 | $\overline{\mathrm{CE}}$ input | 1 | Input "H" level. |
| P42-P47 | I/O port P4 | I/O | Input "L" or "H" level, or keep open. |
| P50-P57 | I/O port P5 | I/O | Input "L" or "H" level, or keep open. |
| P60 | I/O port P6 | I/O | Input "L" or "H" level, or keep open. |
| P61/XCIN | I/O port P6/Sub clock input | I/O | When these pins are used for sub-clock, connect a quartz-crystal oscillator between the XCIN and Xcout pins. |
| P62/XCOUT | I/O port P6/Sub clock output | I/O | When entering an externally driven clock, enter it from XCIN and leave Xout open. When these pins are used as port, input "L" or "H" level, or keep open. |
| COM0-COM3 | Common output | O | When the LCD control circuit is not used, keep open. |
| VL3 | Power supply for LCD |  | Apply LCD power source to this pin. When the LCD drive control circuit is not used, connect this pin to Vcc. |



Fig. 69 Pin connection diagram in serial I/O mode

## Example Circuit Application for Standard Serial I/O Mode

Figure 70 shows a circuit application for the standard serial I/O mode.
Control pins will vary according to a programmer, therefore see a programmer manual for more information.


Notes 1: Control pins and external circuitry will vary according to a programmer. For more information, see the programmer manual.
2: In this example, the Vpp power supply is supplied from an external source (programmer). To use the user's power source, connect to 4.5 V to 5.5 V .

Fig. 70 Example circuit application for standard serial I/O mode

## ELECTRICAL CHARACTERISTICS (Flash memory version) <br> Absolute Maximum Ratings

Table 15 Absolute maximum ratings (Flash memory version)

\left.| Symbol | Parameter | Conditions |  | Ratings |
| :--- | :--- | :--- | :---: | :---: |
| Vcc | Power source voltage | Ull voltages are based on Vss. |  |  |
| Output transistors are cut off. |  |  |  |  |$\right)$

## Recommended Operating Conditions

Table 16 Recommended operating conditions (Flash memory version)
( $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)


Notes 1: When using the A-D converter, refer to "A-D Converter Characteristics".
2: The oscillation start voltage and the oscillation start time differ in accordance with an oscillator, a circuit constant, or temperature, etc. When power supply voltage is low and the high frequency oscillator is used, an oscillation start will require sufficient conditions.
f : This is the XIN oscillator's oscillation frequency ( $\geq 1 \mathrm{MHz}$ ). For example, when oscillation frequency is 8 MHz , substitute " 8 ".
3: It is the rating value when $\mathrm{Vcc}=5.0$ to 5.5 V at program/erase. The value is ( Vcc at program/erase) +0.5 V when $\mathrm{Vcc}=3.0$ to 5.0 V at program/erase.
4: When the XCIN/P61 pin is not connected to an oscillator, refer to VIH for P61.
5: When the XciN/P61 pin is not connected to an oscillator, refer to VIL for P61.

Table 17 Recommended operating conditions (Flash memory version)
( $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\mathrm{\Sigma lOH}$ (peak) | "H" total peak output current (Note 1) P00-P07, P10-P17, P20-P27, P30-P37 |  |  | -20 | mA |
| $\mathrm{\Sigma lOH}($ peak) | " H " total peak output current (Note 1) P40-P47, P50-P57, P60-P62 |  |  | -20 | mA |
| ミlOL(peak) | "L" total peak output current (Note 1) P00-P07, P10-P17, P20-P27 |  |  | 20 | mA |
| $\Sigma \mathrm{lOL}$ (peak) | "L" total peak output current (Note 1) P40-P47, P50, P51, P54-P57, P60-P62 |  |  | 20 | mA |
| £lOL(peak) | "L" total peak output current (Note 1) P30-P37, P52, P53 |  |  | 110 | mA |
| ElOH(avg) | " H " total average output current (Note 1) P00-P07, P10-P17, P20-P27, P30-P37 |  |  | -10 | mA |
| ElOH(avg) | " H " total average output current (Note 1) P40-P47, P50-P57, P60-P62 |  |  | -10 | mA |
| EloL(avg) | " L " total average output current (Note 1) P00-P07, P10-P17, P20-P27 |  |  | 10 | mA |
| EloL(avg) | "L" total average output current (Note 1) P40-P47, P50, P51, P54-P57, P60-P62 |  |  | 10 | mA |
| EloL(avg) | $\begin{gathered} \text { "L" total average output current (Note 1) } \\ \text { P30-P37, P52, P53 } \end{gathered}$ |  |  | 90 | mA |
| $\mathrm{IOH}($ peak ) | "H" peak output current (Note 2) P00-P07, P10-P17, P20-P27 |  |  | -1.0 | mA |
| $\mathrm{IOH}($ peak ) | "H" peak output current (Note 2) P30-P37, P40-P47, P50-P57, P60-P62 |  |  | -5.0 | mA |
| IOL(peak) | "L" peak output current (Note 2) P00-P07, P10-P17, P20-P27 |  |  | 10 | mA |
| IOL(peak) | "L" peak output current (Note 2) P40-P47, P50, P51, P54-P57, P60-P62 |  |  | 10 | mA |
| IOL(peak) | "L" peak output current (Note 2) P30-P37, P52, P53 |  |  | 30 | mA |
| IOH(avg) | "H" average output current (Note 3) P00-P07, P10-P17, P20-P27 |  |  | -0.5 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" average output current (Note 3) P30-P37, P40-P47, P50-P57, P60-P62 |  |  | -2.5 | mA |
| IOL(avg) | "L" average output current (Note 3) P00-P07, P10-P17, P20-P27 |  |  | 5.0 | mA |
| IOL(avg) | "L" average output current (Note 3) P40-P47, P50, P51, P54-P57, P60-P62 |  |  | 5.0 | mA |
| IOL(avg) | "L" average output current (Note 3) P30-P37, P52, P53 |  |  | 15 | mA |

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2: The peak output current is the peak current flowing in each port.
3: The average output current is average value measured over 100 ms .

Table 18 Recommended operating conditions (Flash memory version)
( $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| f(CNTRo) <br> f(CNTR1) | Timer $X$ and Timer $Y$ <br> Input frequency (duty cycle 50\%) | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 5.0 | MHz |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V}$ ) |  |  | $2 \times \mathrm{Vcc}-4$ | MHz |
|  |  | (Vcc < 4.0 V) |  |  | Vcc | MHz |
| f(Tclk) | Timer X, Timer Y, Timer 1, Timer 2, Timer 3 and Timer 4 Clock input frequency (Count source frequency of each timer) | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 10.0 | MHz |
|  |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ |  |  | $4 \times \mathrm{Vcc}-8$ | MHz |
|  |  | (Vcc < 4.0 V) |  |  | $2 \times \mathrm{Vcc}$ | MHz |
| $f(\phi)$ | System clock $\phi$ frequency | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 5.0 | MHz |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V}$ ) |  |  | $2 \times \mathrm{Vcc}-4$ | MHz |
|  |  | ( $\mathrm{Vcc}<4.0 \mathrm{~V}$ ) |  |  | Vcc | MHz |
| $f(X I N)$ | Main clock input oscillation frequency (Notes 1, 3) | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 1.0 |  | 10.0 | MHz |
|  |  | $(2.5 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 1.0 |  | 8.0 | MHz |
| f (XCIN) | Sub-clock input oscillation frequency (Notes 1, 2, 3) |  |  | 32.768 | 50 | kHz |

Notes 1: When the oscillation frequency has a duty cycle of $50 \%$.
2. When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that $f(X \operatorname{CIN})<f(X I N) / 3$.

3: The oscillation start voltage and the oscillation start time differ in accordance with an oscillator, a circuit constant, or temperature, etc. When power supply voltage is low and the high frequency oscillator is used, an oscillation start will require sufficient conditions.

## Electrical Characteristics

Table 19 Electrical characteristics (Flash memory version)
( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Voh | " H " output voltage P00-P07, P10-P17, P20-P27 | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-0.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ | Vcc-0.8 |  |  | V |
| Voh | " H " output voltage P30-P37, P40-P47, P50-P57, P60-P62 | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\mathrm{IOH}=-1.5 \mathrm{~mA}$ | Vcc-0.5 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.25 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ | Vcc-0.8 |  |  | V |
| VoL | $\begin{aligned} & \text { "L" output voltage } \\ & \text { P00-P07, P10-P17, P20-P27, P40-P47, } \\ & \text { P50, P51, P54-P57, P60-P62 } \end{aligned}$ | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\mathrm{IOL}=3 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=2.5 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| VoL | "L" output voltage P30-P37, P52, P53 | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \hline \mathrm{IOL}=4 \mathrm{~mA} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| $\mathrm{V}^{\text {+ }+-\mathrm{V}^{\text {- }} \text { - }}$ | Hysteresis <br> INT0-INT2, CNTR0, CNTR1, P00-P03, P54-P57 |  |  | 0.5 |  | V |
| $\mathrm{V}_{\text {T+ }} \mathrm{V}_{\text {T- }}$ | Hysteresis ScLk1, ScLk2, RxD1, RxD2 |  |  | 0.5 |  | V |
|  | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | "H" input current $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, } \\ & \text { P50-P57, P60-P62 } \end{aligned}$ | $\mathrm{V} \mathrm{I}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IH | " H " input current $\overline{\mathrm{RESET}}$ | V I $=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IH | "H" input current XIN | V I $=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | $\begin{aligned} & \text { "L" input current } \\ & \text { P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, } \\ & \text { P50-P57, P60-P62 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{I}}=\mathrm{Vss} \\ \text { Pull-up "OFF" } \\ \hline \end{array}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{array}{\|l} \hline \text { Vcc }=5.0 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss} \\ \text { Pull-up "ON" } \\ \hline \end{array}$ | -60 | -120 | -240 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss}$ <br> Pull-up "ON" | -25 | -40 | -100 | $\mu \mathrm{A}$ |
| IIL | " L " input current RESET | V I $=\mathrm{Vss}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | V I $=\mathrm{Vss}$ |  | -4.0 |  | $\mu \mathrm{A}$ |

Table 20 Electrical characteristics (Flash memory version)
( $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VRAM | RAM hold voltage | When clock is stopped |  | 1.8 |  | 5.5 | V |
| ICC | Power source current | Frequency/2 mode, Vcc $=5 \mathrm{~V}$ $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$ <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ <br> Output transistors "OFF", <br> A-D converter in operating |  |  | 6.0 | 8.6 | mA |
|  |  | Frequency/2 mode, Vcc $=5 \mathrm{~V}$ $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ <br> Output transistors "OFF", <br> A-D converter in operating |  |  | 5.0 | 7.2 | mA |
|  |  | Frequency/2 mode, Vcc $=5 \mathrm{~V}$ $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ <br> Output transistors "OFF", <br> A-D converter stopped |  |  | 1.0 | 2.0 | mA |
|  |  | Low-speed mode, Vcc = 5 V , <br> $\mathrm{Ta} \leq 55^{\circ} \mathrm{C}$ <br> f(XIN) = stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ <br> Output transistors "OFF" |  |  | 150 | 200 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Low-speed mode, VCC }=5 \mathrm{~V} \text {, } \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \text { (in WIT state) } \\ & \text { Output transistors "OFF" } \end{aligned}$ |  |  | 6 | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Low-speed mode, VcC }=3 \mathrm{~V} \text {, } \\ & \mathrm{Ta} \leq 55{ }^{\circ} \mathrm{C} \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \\ & \text { Output transistors "OFF" } \end{aligned}$ |  |  | 125 | 165 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Low-speed mode, VcC }=3 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \text { (in WIT state) } \\ & \text { Output transistors "OFF" } \end{aligned}$ |  |  | 4 | 8 | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped (in STP state) <br> Output transistors "OFF" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |

Table 21 Direct-electrical characteristics (Flash memory version)
(Vcc $=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IPP1 | VPP Power source current (at read) | VPP = VCC, at flash memory mode |  |  | 100 | $\mu \mathrm{A}$ |
| IPP2 | VPP Power source current (at programming) |  |  |  | 60 | mA |
| IPP3 | VPP Power source current (at erase) |  |  |  | 30 | mA |
| VPP | VPP Power source voltage | At flash memory mode | 4.5 |  | 5.5 | V |

## A-D Converter Characteristics

Table 22 A-D converter characteristics (Flash memory version)
(Vcc = 2.5 to 5.5 V , Vss $=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, Port state $=$ stopped, unless otherwise noted)


Note: When "Frequency/4, 8 or 16 " is selected by the AD conversion clock selection bit, the above conversion time is multiplied by 2,4 or 8 .

## LCD Power Supply Characteristics

Table 23 LCD power supply characteristics (when connecting division resistors for LCD power supply) (Flash memory version) ( $\mathrm{Vcc}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| RLCD | Division resistor for LCD power supply (Note) | RSEL = "10" |  |  |  | 200 |  | $\mathrm{k} \Omega$ |
|  |  | RSEL = "11" |  |  |  | 5 |  |  |
|  |  | LCD drive timing A | LCD circuit division ratio = divided by 1 | RSEL = "01" |  | 120 |  |  |
|  |  |  |  | RSEL = "00" |  | 90 |  |  |
|  |  |  | LCD circuit division ratio = divided by 2 | RSEL = "01" |  | 150 |  |  |
|  |  |  |  | RSEL = "00" |  | 120 |  |  |
|  |  |  | LCD circuit division ratio = divided by 4 | RSEL = "01" |  | 170 |  |  |
|  |  |  |  | RSEL = "00" |  | 150 |  |  |
|  |  |  | LCD circuit division ratio = divided by 8 | RSEL = "01" |  | 190 |  |  |
|  |  |  |  | RSEL = "00" |  | 170 |  |  |
|  |  | LCD drive timing B | LCD circuit division ratio = divided by 1 | RSEL = "01" |  | 150 |  |  |
|  |  |  |  | RSEL = "00" |  | 120 |  |  |
|  |  |  | LCD circuit division ratio = divided by 2 | RSEL = "01" |  | 170 |  |  |
|  |  |  |  | RSEL = "00" |  | 150 |  |  |
|  |  |  | LCD circuit division ratio $=$ divided by 4 | RSEL = "01" |  | 190 |  |  |
|  |  |  |  | RSEL = "00" |  | 170 |  |  |
|  |  |  | LCD circuit division ratio = divided by 8 | RSEL = "01" |  | 190 |  |  |
|  |  |  |  | RSEL = "00" |  | 190 |  |  |

Note: The value is the average of each one division resistor.

## Timing Requirements And Switching Characteristics

Table 24 Timing requirements 1 (Flash memory version)
( $\mathrm{Vcc}=4.0$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width |  | 2 |  |  | $\mu \mathrm{s}$ |
| tc (XIN) | Main clock input cycle time (XIN input) | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 100 |  | 1000 | ns |
|  |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | $1000(4 \times \mathrm{Vcc}-8)$ |  | 1000 | ns |
| twh(Xin) | Main clock input "H" pulse width | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 40 |  | 500 | ns |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 45 |  | 500 | ns |
| twL(XIN) | Main clock input "L" pulse width | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 40 |  | 500 | ns |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V}$ ) | 45 |  | 500 | ns |
| tc(XCIN) | Sub clock input cycle time |  | 20 |  |  | $\mu \mathrm{s}$ |
| twh(XCIN) | Sub clock input "H" pulse width |  | 9 |  |  | $\mu \mathrm{s}$ |
| twL(XCIN) | Sub clock input "L" pulse width |  | 9 |  |  | $\mu \mathrm{s}$ |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 200 |  |  | ns |
|  |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | $1000(2 \times$ Vcc - 4) |  |  | ns |
| twh(CNTR) | CNTR0, CNTR1 input "H" pulse width | (4.5 V $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 85 |  |  | ns |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 105 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 85 |  |  | ns |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 105 |  |  | ns |
| twh(INT) | INT0-INT2 input "H" pulse width |  | 80 |  |  | ns |
| twL(INT) | INT0-INT2 input "L" pulse width |  | 80 |  |  | ns |
| tc(SCLK) | Serial I/O1, 2 clock input cycle time (Note) |  | 800 |  |  | ns |
| twH(SCLK) | Serial I/O1, 2 clock input "H" pulse width (Note) |  | 370 |  |  | ns |
| twL(SCLK) | Serial I/O1, 2 clock input "L" pulse width (Note) |  | 370 |  |  | ns |
| tsu(RxD-Sclk) | Serial I/O1, 2 input setup time |  | 220 |  |  | ns |
| th(ScLK-RxD) | Serial I/O1, 2 input hold time |  | 100 |  |  | ns |

Note : When bit 6 of address 0FE016 or 0FE316 is " 1 " (clock synchronous).
Divide this value by four when bit 6 of address OFE016 or OFE316 is " 0 " (UART).
Table 25 Timing requirements 2 (Flash memory version)
( $\mathrm{Vcc}=2.5$ to 4.0 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | 125 |  | 1000 | ns |
| twh(Xin) | Main clock input "H" pulse width | 50 |  | 500 | ns |
| twL(XIN) | Main clock input "L" pulse width | 50 |  | 500 | ns |
| tc(XCIN) | Sub clock input cycle time | 20 |  |  | $\mu \mathrm{s}$ |
| twh(XCIN) | Sub clock input "H" pulse width | 9 |  |  | $\mu \mathrm{s}$ |
| twL(XCIN) | Sub clock input "L" pulse width | 9 |  |  | $\mu \mathrm{s}$ |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | 750/(Vcc-1) |  |  | ns |
| twh(CNTR) | CNTRo, CNTR1 input "H" pulse width | tc(CNTR)/2-20 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | tc(CNTR)/2-20 |  |  | ns |
| twh(INT) | INT0-INT2 input "H" pulse width | 230 |  |  | ns |
| twL(INT) | INT0-INT2 input "L" pulse width | 230 |  |  | ns |
| tc(SCLK) | Serial I/O1, 2 clock input cycle time (Note) | 2000 |  |  | ns |
| twh(SCLK) | Serial I/O1, 2 clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(SCLK) | Serial I/O1, 2 clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O1, 2 input setup time | 400 |  |  | ns |
| th(SCLK-RxD) | Serial I/O1, 2 input hold time | 200 |  |  | ns |

Note : When bit 6 of address 0FE016 or 0FE316 is " 1 " (clock synchronous).
Divide this value by four when bit 6 of address 0FE016 or 0FE316 is " 0 " (UART).

Table 26 Switching characteristics 1 (Flash memory version)
( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(SCLK) | Serial I/O1, 2 clock output "H" pulse width |  | tc(SCLK)/2-30 |  |  | ns |
| twL(SCLK) | Serial I/O1, 2 clock output "L" pulse width |  | tc(SCLK)/2-30 |  |  | ns |
| td(ScLK-TxD) | Serial I/O1, 2 output delay time (Note 1) |  |  |  | 140 | ns |
| tv(ScLK-TxD) | Serial I/O1, 2 output valid time |  | -30 |  |  | ns |
| tr(SCLK) | Serial I/O1, 2 clock output rising time |  |  |  | 30 | ns |
| tf(SCLK) | Serial I/O1, 2 clock output falling time |  |  |  | 30 | ns |
| $\operatorname{tr}(\mathrm{CMOS})$ | CMOS output rising time | P00-P07, P10-P17, P20-P27 (Note 2) |  | 25 | 40 | ns |
|  |  | $\begin{aligned} & \text { P30-P37, P40-P47, P50-P57, P60-P62 } \\ & \text { (Note 2) } \end{aligned}$ |  | 15 | 30 | ns |
| tf(CMOS) | CMOS output falling time | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27 (Note 2) } \\ & \text { P30-P37, P40-P47, P50-P57, P60-P62 } \\ & \text { (Note 2) } \end{aligned}$ |  | 15 | 30 | ns |

Notes 1: When the P-channel output disable bit (bit 4 of address 0FE116 or 0FE416) is "0."
2: The Xout, Xcout pins are excluded.

Table 27 Switching characteristics 2 (Flash memory version)
( $\mathrm{Vcc}=2.5$ to $4.0 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twh(SCLK) | Serial I/O1, 2 clock output "H" pulse width |  | tc(SCLK)/2-80 |  |  | ns |
| twL(SCLK) | Serial I/O1, 2 clock output "L" pulse width |  | tc(SCLK)/2-80 |  |  | ns |
| td(SCLK-TxD) | Serial I/O1, 2 output delay time (Note 1) |  |  |  | 400 | ns |
| tv(SCLK-TxD) | Serial I/O1, 2 output valid time (Note 1) |  | -30 |  |  | ns |
| $\operatorname{tr}$ (SCLK) | Serial I/O1, 2 clock output rising time |  |  |  | 80 | ns |
| tf(SCLK) | Serial I/O1, 2 clock output falling time |  |  |  | 80 | ns |
| $\operatorname{tr}(\mathrm{CMOS})$ | CMOS output rising time | P00-P07, P10-P17, P20-P27 (Note 2) |  | 60 | 120 | ns |
|  |  | $\begin{aligned} & \text { P30-P37, P40-P47, P50-P57, P60-P62 } \\ & \text { (Note 2) } \end{aligned}$ |  | 40 | 80 | ns |
| tf(CMOS) | CMOS output falling time | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27 (Note 2) } \\ & \text { P30-P37, P40-P47, P50-P57, P60-P62 } \\ & \text { (Note 2) } \end{aligned}$ |  | 40 | 80 | ns |

Notes 1: When the P-channel output disable bit (bit 4 of address OFE116 or OFE416) is "0."
2: The Xout, Xcout pins are excluded.


Fig. 71 Circuit for measuring output switching characteristics


Fig. 72 Timing chart

## ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings

Table 28 Absolute maximum ratings (Mask ROM version)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 6.5 | V |
| VI | $\begin{array}{\|ll} \hline \text { Input voltage } & \begin{array}{l} \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \\ \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 62 \end{array} \end{array}$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage VL1 |  | -0.3 to VL2 | V |
| VI | Input voltage VL2 |  | VL1 to VL3 | V |
| VI | Input voltage VL3 |  | VL2 to 6.5 | V |
| VI | Input voltage RESET, XIN, CNVss |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage P00-P07, P10-P17, P20-P27 | At output port | -0.3 to Vcc +0.3 | V |
|  |  | At segment output | -0.3 to VL3+0.3 | V |
| Vo | Output voltage COM0-COM3 |  | -0.3 to VL3+0.3 | V |
| Vo | Output voltage P30-P37, P40-P47, P50-P57, P60-P62 |  | -0.3 to VCC +0.3 | V |
| Vo | Output voltage Xout |  | -0.3 to Vcc+0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## Recommended Operating Conditions

Table 29 Recommended operating conditions (Mask ROM version)
( $\mathrm{Vcc}=1.8$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage (Note 1) | $\mathrm{f}(\mathrm{\phi})=5 \mathrm{MHz}$ |  | 4.5 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\phi)=4 \mathrm{MHz}$ |  | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{\phi})=2 \mathrm{MHz}$ |  | 2.0 | 5.0 | 5.5 | V |
|  |  |  | $\mathrm{f}(\mathrm{\phi})=1 \mathrm{MHz}$ | 1.8 | 5.0 | 5.5 | V |
|  |  |  | Low-speed mode | 1.8 | 5.0 | 5.5 | V |
|  |  |  | Oscillation start voltage (Note 2) | $0.15 \times f+1.3$ |  |  | V |
| Vss | Power source voltage |  |  |  | 0 |  | V |
| VL3 | Power source voltage for LCD |  |  | 2.5 |  | 5.5 | V |
| Vref | A-D converter reference voltage |  |  | 2.0 |  | Vcc | V |
| AVss | Analog power source voltage |  |  |  | 0 |  | V |
| VIA | Analog input voltage AN0-AN7 |  |  | AVss |  | Vcc | V |
| VIH | "H" input voltage | P04-P07, P10-P17, P20-P27, P30, P32, P35, P36, P40-P47, P52, P53, P62 |  | 0.7Vcc |  | Vcc | V |
| VIH | " H " input voltage | $\begin{aligned} & \mathrm{P} 00-\mathrm{PO} 3, \mathrm{P} 31, \mathrm{P} 33, \mathrm{P} 34, \mathrm{P} 37, \mathrm{P} 50, \mathrm{P} 51, \\ & \mathrm{P} 54-\mathrm{P} 57, \mathrm{P} 60, \mathrm{P} 61 \end{aligned}$ |  | 0.8Vcc |  | Vcc | V |
| VIH | " H " input voltage | RESET | $2.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.8 Vcc |  | Vcc | V |
|  |  |  | $\mathrm{Vcc} \leq 2.2 \mathrm{~V}$ | $\text { Vcc }-\frac{65 \times \text { Vcc- }-99}{100}$ |  | Vcc |  |
| VIH | " H " input voltage XIN |  |  | 0.8 Vcc |  | Vcc | V |
| VIH | " H " input voltage $\quad$ XCIN (Note 3) |  |  | 1.5 |  | Vcc | V |
| VIL | "L" input voltage | $\begin{aligned} & \text { P04-P07, P10-P17, P20-P27, P30, P32, P35, } \\ & \text { P36, P40-P47, P52, P53, P62 } \end{aligned}$ |  | 0 |  | 0.3 Vcc | V |
| VIL | "L" input voltage | $\begin{aligned} & \text { P00-P03, P31, P33, P34, P37, P50, P51, } \\ & \text { P54-P57, P60, P61, CNVss } \end{aligned}$ |  | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | RESET | $2.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.2 Vcc | V |
|  |  |  | $\mathrm{Vcc} \leq 2.2 \mathrm{~V}$ | 0 |  | $65 \times$ Vcc-99 |  |
|  |  |  |  |  |  | 100 |  |
| VIL | "L" input voltage | XIN |  | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | XCIN (Note 4) |  | 0 |  | 0.4 | V |

Notes 1: When using the A-D converter, refer to "A-D Converter Characteristics".
2: The oscillation start voltage and the oscillation start time differ in accordance with an oscillation start time differ accordance with an oscillator, a circuit constant, or temperature, etc. When power supply voltage is low and the high frequency oscillator is used, an oscillation start will require sufficient conditions.
f : This is an oscillator's oscillation frequency ( $\geq 1 \mathrm{MHz}$ ). For example, when oscillation frequency is 8 MHz , substitute " 8 ".
3: When the $\mathrm{Xcin} / \mathrm{P} 61$ pin is not connected to an oscillator, refer to ViH for P61.
4: When the XCIN/P61 pin is not connected to an oscillator, refer to VIL for P61.

Table 30 Recommended operating conditions (Mask ROM version)
( $\mathrm{Vcc}=1.8$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\mathrm{\Sigma lOH}$ (peak) | " H " total peak output current (Note 1) P00-P07, P10-P17, P20-P27, P30-P37 |  |  | -20 | mA |
| $\Sigma \mathrm{IOH}$ (peak) | " H " total peak output current (Note 1) P40-P47, P50-P57, P60-P62 |  |  | -20 | mA |
| ミloL(peak) | "L" total peak output current (Note 1) P00-P07, P10-P17, P20-P27 |  |  | 20 | mA |
| $\Sigma \mathrm{lOL}$ (peak) | "L" total peak output current (Note 1) P40-P47, P50, P51, P54-P57, P60-P62 |  |  | 20 | mA |
| £lOL(peak) | "L" total peak output current (Note 1) P30-P37, P52, P53 |  |  | 110 | mA |
| ElOH(avg) | " H " total average output current (Note 1) P00-P07, P10-P17, P20-P27, P30-P37 |  |  | -10 | mA |
| $\mathrm{ElOH}_{(a v g}$ ) | " H " total average output current (Note 1) P40-P47, P50-P57, P60-P62 |  |  | -10 | mA |
| EloL(avg) | " L " total average output current (Note 1) P00-P07, P10-P17, P20-P27 |  |  | 10 | mA |
| EloL(avg) | " $L$ " total average output current (Note 1) P40-P47, P50, P51, P54-P57, P60-P62 |  |  | 10 | mA |
| EloL(avg) | "L" total average output current (Note 1) P30-P37, P52, P53 |  |  | 90 | mA |
| $\mathrm{IOH}($ peak ) | "H" peak output current (Note 2) P00-P07, P10-P17, P20-P27 |  |  | -1.0 | mA |
| IOH(peak) | "H" peak output current (Note 2) P30-P37, P40-P47, P50-P57, P60-P62 |  |  | -5.0 | mA |
| IOL(peak) | "L" peak output current (Note 2) P00-P07, P10-P17, P20-P27 |  |  | 10 | mA |
| IOL(peak) | "L" peak output current (Note 2) P40-P47, P50, P51, P54-P57, P60-P62 |  |  | 10 | mA |
| IOL(peak) | $\begin{gathered} \text { "L" peak output current (Note 2) } \\ \text { P30-P37, P52, P53 } \end{gathered}$ |  |  | 30 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | " H " average output current (Note 3) P00-P07, P10-P17, P20-P27 |  |  | -0.5 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | " H " average output current (Note 3) P30-P37, P40-P47, P50-P57, P60-P62 |  |  | -2.5 | mA |
| IOL(avg) | "L" average output current (Note 3) P00-P07, P10-P17, P20-P27 |  |  | 5.0 | mA |
| IOL(avg) | " L " average output current (Note 3) P40-P47, P50, P51, P54-P57, P60-P62 |  |  | 5.0 | mA |
| IOL(avg) | "L" average output current (Note 3) P30-P37, P52, P53 |  |  | 15 | mA |

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2: The peak output current is the peak current flowing in each port.
3: The average output current is average value measured over 100 ms

Table 31 Recommended operating conditions (Mask ROM version)
( $\mathrm{Vcc}=1.8$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| f(CNTRo) <br> f(CNTR1) | Timer $X$ and Timer $Y$ Input frequency (duty cycle 50\%) | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 5.0 | MHz |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V}$ ) |  |  | 2×Vcc-4 | MHz |
|  |  | $(2.0 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V})$ |  |  | Vcc | MHz |
|  |  | (Vcc < 2.0 V) |  |  | $5 \times \mathrm{Vcc}-8$ | MHz |
| f(Tclk) | Timer X, Timer Y, Timer 1, Timer 2, Timer 3 and Timer 4 Clock input frequency (Count source frequency of each timer) | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 10.0 | MHz |
|  |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ |  |  | 4×Vcc-8 | MHz |
|  |  | $(2.0 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V})$ |  |  | 2XVcc | MHz |
|  |  | (Vcc < 2.0 V ) |  |  | $10 \times \mathrm{Vcc}-16$ | MHz |
| $\mathrm{f}(\phi)$ | System clock $\phi$ frequency | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 5.0 | MHz |
|  |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ |  |  | 2×Vcc-4 | MHz |
|  |  | (2.0 V $\leq \mathrm{Vcc}<4.0 \mathrm{~V}$ ) |  |  | Vcc | MHz |
|  |  | $(\mathrm{Vcc}<2.0 \mathrm{~V})$ |  |  | $5 \times \mathrm{Vcc}-8$ | MHz |
| f (XIN) | Main clock input oscillation frequency (Notes 1, 3) | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 1.0 |  | 10.0 | MHz |
|  |  | $(2.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 1.0 |  | 8.0 | MHz |
|  |  | (Vcc < 2.0 V) | 1.0 |  | $20 \times \mathrm{Vcc}-32$ | MHz |
| $f($ XCIN $)$ | Sub-clock input oscillation frequency (Notes 1, 2, 3) |  |  | 32.768 | 50 | kHz |

Notes 1: When the oscillation frequency has a duty cycle of $50 \%$.
2: When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that $f(\mathrm{XcIN})<\mathrm{f}(\mathrm{XIN}) / 3$.
3: The oscillation start voltage and the oscillation start time differ in accordance with an oscillator, a circuit constant, or temperature, etc. When power supply voltage is low and the high frequency oscillator is used, an oscillation start will require sufficient conditions.

## Electrical Characteristics

Table 32 Electrical characteristics (Mask ROM version)
( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Voh | " H " output voltage P00-P07, P10-P17, P20-P27 | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-0.25 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \mathrm{~V} \end{aligned}$ | Vcc-0.8 |  |  | V |
| VOH | " H " output voltage <br> P30-P37, P40-P47, P50-P57, P60-P62 | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\mathrm{IOH}=-1.5 \mathrm{~mA}$ | Vcc-0.5 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.25 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \mathrm{~V} \end{aligned}$ | Vcc-0.8 |  |  | V |
| VoL | "L" output voltage$\begin{aligned} & \text { P00-P07, P10-P17, P20-P27, P40-P47, } \\ & \text { P50, P51, P54-P57, P60-P62 } \end{aligned}$ | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\mathrm{IOL}=3 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=2.5 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
| VoL | "L" output voltage P30-P37, P52, P53 | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \hline \mathrm{IOL}=4 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | 0.8 | V |
|  | Hysteresis <br> INT0-INT2, CNTR0, CNTR1, P00-P03, P54-P57 |  |  | 0.5 |  | V |
| $\mathrm{V}_{\text {T+ }} \mathrm{V}_{\text {T- }}$ | Hysteresis ScLK1, ScLK2, RxD1, RxD2 |  |  | 0.5 |  | V |
|  | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | ```"H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P62``` | $\mathrm{V} \mathrm{I}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET | V I $=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | V I $=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | $\begin{aligned} & \text { "L" input current } \\ & \text { P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, } \\ & \text { P50-P57, P60-P62 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{I}}=\mathrm{Vss} \\ \text { Pull-up "OFF" } \\ \hline \end{array}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{array}{\|l} \hline \text { Vcc }=5.0 \mathrm{~V}, \mathrm{~V} \mathrm{~V}=\mathrm{V} \mathrm{SS} \\ \text { Pull-up "ON" } \\ \hline \end{array}$ | -60 | -120 | -240 | $\mu \mathrm{A}$ |
|  |  | $\begin{array}{\|l} \hline \text { VCC }=1.8 \mathrm{~V}, \mathrm{VI}=\mathrm{VSS} \\ \text { Pull-up "ON" } \end{array}$ | -5.0 | -20 | -40 | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET | V I $=\mathrm{Vss}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{V} \mathrm{I}=\mathrm{Vss}$ |  | -4.0 |  | $\mu \mathrm{A}$ |

Table 33 Electrical characteristics (Mask ROM version)
( $\mathrm{Vcc}=1.8$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vram | RAM hold voltage | When clock is stopped |  | 1.8 |  | 5.5 | V |
| Icc | Power source current | $\begin{aligned} & \text { Frequency } / 2 \text { mode, } \mathrm{Vcc}=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \\ & \text { Output transistors "OFF", } \\ & \mathrm{A}-\mathrm{D} \text { converter in operating } \\ & \hline \end{aligned}$ |  |  | 3.4 | 5.1 | mA |
|  |  | $\begin{aligned} & \text { Frequency } / 2 \text { mode, } \mathrm{VcC}=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \\ & \text { Output transistors "OFF", } \\ & \text { A-D converter in operating } \\ & \hline \end{aligned}$ |  |  | 2.7 | 4.2 | mA |
|  |  | Frequency/2 mode, Vcc $=5 \mathrm{~V}$ $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ Output transistors "OFF", A-D converter stopped |  |  | 1.0 | 2.0 | mA |
|  |  | $\begin{aligned} & \text { Low-speed mode, VCC }=5 \mathrm{~V} \text {, } \\ & \text { Ta } \leq 55^{\circ} \mathrm{C} \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \\ & \text { Output transistors "OFF" } \\ & \hline \end{aligned}$ |  |  | 14 | 21 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Low-speed mode, VcC }=5 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \text { (in WIT state) } \\ & \text { Output transistors "OFF" } \end{aligned}$ |  |  | 6 | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Low-speed mode, VcC }=3 \mathrm{~V} \text {, } \\ & \mathrm{Ta} \leq 55^{\circ} \mathrm{C} \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIIN})=32.768 \mathrm{kHz} \\ & \text { Output transistors "OFF" } \end{aligned}$ |  |  | 8 | 13 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Low-speed mode, VcC }=3 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz} \text { (in WIT state) } \\ & \text { Output transistors "OFF" } \end{aligned}$ |  |  | 4 | 8 | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped (in STP state) Output transistors "OFF' | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |

## A-D Converter Characteristics

Table 34 A-D converter characteristics (Mask ROM version)
( $\mathrm{Vcc}=2.2$ to $5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, Port state $=$ stopped, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 10 | Bits |
| - | Absolute accuracy (quantification error excluded) | $\mathrm{VCC}=\mathrm{VREF}=5 \mathrm{~V}$ <br> AD clock frequency $=5 \mathrm{MHz}$ 10bitAD mode $\text { VCC }=\text { VREF }=4 \mathrm{~V}$ <br> AD clock frequency $=4 \mathrm{MHz}$ 10bitAD mode |  |  | $\pm 5$ | LSB |
|  |  | $\mathrm{VCC}=\mathrm{VREF}=2.2 \mathrm{~V}$ <br> AD clock frequency $=500 \mathrm{kHz}$ 10bitAD mode, booster effective |  |  | $\pm 4$ |  |
|  |  | VCC $=$ VREF $=5 \mathrm{~V}$ <br> AD clock frequency $=4 \mathrm{MHz}$ 8bitAD mode $\mathrm{VCC}=\mathrm{V} \text { REF }=2.2 \mathrm{~V}$ <br> AD clock frequency $=1 \mathrm{MHz}$ <br> 8bitAD mode, booster effective |  |  | $\pm 2$ |  |
| Tconv | Conversion time | AD conversion clock selection bit :XIN/2, 10bitAD mode |  |  | tc(Xin) $\times 121$ <br> (Note) | $\mu \mathrm{s}$ |
| Rladder | Ladder resistor |  | 12 | 35 | 100 | $\mathrm{k} \Omega$ |
| IVREF | Reference input current | Vref $=5 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| IIA | Analog input current |  |  |  | 5.0 | $\mu \mathrm{A}$ |

Note: When "Frequency/4, 8 or 16 " is selected by the AD conversion clock selection bit, the above conversion time is multiplied by 2,4 or 8 .

## LCD Power Supply Characteristics

Table 35 LCD power supply characteristics (when connecting division resistors for LCD power supply) (Mask ROM version)
( $\mathrm{Vcc}=1.8$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)


Note: The value is the average of each one division resistor.

## Timing Requirements And Switching Characteristics

Table 36 Timing requirements 1 (Mask ROM version)
( $\mathrm{Vcc}=4.0$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width |  | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 100 |  | 1000 | ns |
|  |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 1000/(4×Vcc-8) |  | 1000 | ns |
| twh(XIN) | Main clock input "H" pulse width | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 40 |  | 500 | ns |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 45 |  | 500 | ns |
| twL(XIN) | Main clock input "L" pulse width | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 40 |  | 500 | ns |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 45 |  | 500 | ns |
| tc(XCIN) | Sub clock input cycle time |  | 20 |  |  | $\mu \mathrm{s}$ |
| twh(XCIN) | Sub clock input "H" pulse width |  | 9 |  |  | $\mu \mathrm{s}$ |
| twL(XCIN) | Sub clock input "L" pulse width |  | 9 |  |  | $\mu \mathrm{s}$ |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 200 |  |  | ns |
|  |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 1000/(2×Vcc-4) |  |  | ns |
| twh(CNTR) | CNTR0, CNTR1 input "H" pulse width | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 85 |  |  | ns |
|  |  | (4.0 V $\leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 105 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | $(4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ | 85 |  |  | ns |
|  |  | $(4.0 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V})$ | 105 |  |  | ns |
| twh(INT) | INT0-INT2 input "H" pulse width |  | 80 |  |  | ns |
| twL(INT) | INT0-INT2 input "L" pulse width |  | 80 |  |  | ns |
| tc(SCLK) | Serial I/O1, 2 clock input cycle time (Note) |  | 800 |  |  | ns |
| twh(SCLK) | Serial I/O1, 2 clock input "H" pulse width (Note) |  | 370 |  |  | ns |
| twL(SCLK) | Serial I/O1, 2 clock input "L" pulse width (Note) |  | 370 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O1, 2 input setup time |  | 220 |  |  | ns |
| th(SCLK-RxD) | Serial I/O1, 2 input hold time |  | 100 |  |  | ns |

Note : When bit 6 of address 0FE016 or 0FE316 is " 1 " (clock synchronous).
Divide this value by four when bit 6 of address 0FE016 or 0FE316 is " 0 " (UART).

Table 37 Timing requirements $\mathbf{2}$ (Mask ROM version)
(Vcc $=1.8$ to 4.0 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width |  | 2 |  |  | $\mu \mathrm{s}$ |
| tc (XIN) | Main clock input cycle time (XIN input) | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ | 125 |  | 1000 | ns |
|  |  | $\mathrm{Vcc}<2.0 \mathrm{~V}$ | 250/(5×Vcc-8) |  | 1000 | ns |
| twh(XIN) | Main clock input "H" pulse width | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ | 50 |  | 500 | ns |
|  |  | $\mathrm{Vcc}<2.0 \mathrm{~V}$ | tc(XIN)/2-12.5 |  | 500 | ns |
| twL (XIN) | Main clock input "L" pulse width | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ | 50 |  | 500 | ns |
|  |  | $\mathrm{Vcc}<2.0 \mathrm{~V}$ | tc(XIN)/2-12.5 |  | 500 | ns |
| tc(XCIN) | Sub clock input cycle time |  | 20 |  |  | $\mu \mathrm{s}$ |
| twh(XCIN) | Sub clock input "H" pulse width |  | 9 |  |  | $\mu \mathrm{s}$ |
| twL(XCIN) | Sub clock input "L" pulse width |  | 9 |  |  | $\mu \mathrm{s}$ |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ | 1000/Vcc |  |  | ns |
|  |  | $\mathrm{Vcc}<2.0 \mathrm{~V}$ | 1000/(5×Vcc-8) |  |  | ns |
| twh(CNTR) | CNTRo, CNTR1 input "H" pulse width |  | tc(CNTR)/2-20 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width |  | tc(CNTR)/2-20 |  |  | ns |
| twh(INT) | INT0-INT2 input "H" pulse width |  | 230 |  |  | ns |
| twL(INT) | INT0-INT2 input "L" pulse width |  | 230 |  |  | ns |
| tc(SCLK) | Serial I/O1, 2 clock input cycle time (Note) |  | 2000 |  |  | ns |
| twh(SCLK) | Serial I/O1, 2 clock input "H" pulse width (Note) |  | 950 |  |  | ns |
| twL(SCLK) | Serial I/O1, 2 clock input "L" pulse width (Note) |  | 950 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O1, 2 input setup time |  | 400 |  |  | ns |
| th(ScLK-RxD) | Serial I/O1, 2 input hold time |  | 200 |  |  | ns |

Note : When bit 6 of address 0FE016 or 0FE316 is " 1 " (clock synchronous).
Divide this value by four when bit 6 of address 0FE016 or OFE316 is " 0 " (UART).

Table 38 Switching characteristics 1 (Mask ROM version)
(Vcc $=4.0$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(SCLK) | Serial I/O1, 2 clock output "H" pulse width |  | tc(SCLK)/2-30 |  |  | ns |
| twL(SCLK) | Serial I/O1, 2 clock output "L" pulse width |  | tc(SCLK)/2-30 |  |  | ns |
| td(ScLK-TxD) | Serial I/O1, 2 output delay time (Note 1) |  |  |  | 140 | ns |
| tv(ScLK-TxD) | Serial I/O1, 2 output valid time |  | -30 |  |  | ns |
| tr(SCLK) | Serial I/O1, 2 clock output rising time |  |  |  | 30 | ns |
| tf(SCLK) | Serial I/O1, 2 clock output falling time |  |  |  | 30 | ns |
| $\operatorname{tr}(\mathrm{CMOS})$ | CMOS output rising time | P00-P07, P10-P17, P20-P27 (Note 2) |  | 25 | 40 | ns |
|  |  | $\begin{aligned} & \text { P30-P37, P40-P47, P50-P57, P60-P62 } \\ & \text { (Note 2) } \end{aligned}$ |  | 15 | 30 | ns |
| tf(CMOS) | CMOS output falling time | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27 (Note 2) } \\ & \text { P30-P37, P40-P47, P50-P57, P60-P62 } \\ & \text { (Note 2) } \end{aligned}$ |  | 15 | 30 | ns |

Notes 1: When the P-channel output disable bit (bit 4 of address 0FE116 or 0FE416) is "0."
2: The Xout, Xcout pins are excluded.

Table 39 Switching characteristics 2 (Mask ROM version)
( $\mathrm{Vcc}=1.8$ to 4.0 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twh(SCLK) | Serial I/O1, 2 clock output "H" pulse width |  | tc(ScLK)/2-80 |  |  | ns |
| twL(SCLK) | Serial I/O1, 2 clock output "L" pulse width |  | tC(SCLK)/2-80 |  |  | ns |
| td(ScLK-TxD) | Serial I/O1, 2 output delay time (Note 1) |  |  |  | 400 | ns |
| tv(ScLK-TxD) | Serial I/O1, 2 output valid time |  | -30 |  |  | ns |
| tr(SCLK) | Serial I/O1, 2 clock output rising time |  |  |  | 80 | ns |
| tf(SCLK) | Serial I/O1, 2 clock output falling time |  |  |  | 80 | ns |
| tr(CMOS) | CMOS output rising time | P00-P07, P10-P17, P20-P27 (Note 2) |  | 60 | 120 | ns |
|  |  | P30-P37, P40-P47, P50-P57, P60-P62 (Note 2) |  | 40 | 80 | ns |
| tf(CMOS) | CMOS output falling time | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27 (Note 2) } \\ & \text { P30-P37, P40-P47, P50-P57, P60-P62 } \\ & \text { (Note 2) } \end{aligned}$ |  | 40 | 80 | ns |

Notes 1: When the P-channel output disable bit (bit 4 of address OFE116 or OFE416) is "0."
2: The Xout, Xcout pins are excluded.


Note: When bit 4 of the UART control register (address 0EF116 or OFE416) is " 1. ." ( N -channel open-drain output mode)

Fig. 73 Circuit for measuring output switching characteristics


Fig. 74 Timing chart

## PACKAGE OUTLINE

64P6U-A


64P6Q-A


Plastic 64pin $10 \times 10 \mathrm{~mm}$ body LQFP

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 1.7 |
| A1 | 0 | 0.1 | 0.2 |
| A2 | - | 1.4 | - |
| b | 0.13 | 0.18 | 0.28 |
| c | 0.105 | 0.125 | 0.175 |
| D | 9.9 | 10.0 | 10.1 |
| E | 9.9 | 10.0 | 10.1 |
| e | - | 0.5 | - |
| $H D$ | 11.8 | 12.0 | 12.2 |
| HE | 11.8 | 12.0 | 12.2 |
| L | 0.3 | 0.5 | 0.7 |
| L1 | - | 1.0 | - |
| Lp | 0.45 | 0.6 | 0.75 |
| A3 | - | 0.25 | - |
| x | - | - | 0.08 |
| $y$ | - | - | 0.1 |
| $\theta$ | $0 i$ | - | 10 |
| b2 | - | 0.225 | - |
| I2 | 1.0 | - | - |
| MD | - | 10.4 | - |
| ME | - | 10.4 | - |

## APPENDIX <br> NOTES ON PROGRAMMING

1. Processor status register
(1) Initializing of processor status register

Flags which affect program execution must be initialized after a reset.
In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.
<Reason>
After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is " 1 ".


Fig. 1 Initialization of processor status register
(2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S+1). If necessary, execute the PLP instruction to return the PS to its original status.
A NOP instruction should be executed after every PLP instruction.


Fig. 2 Sequence of PLP instruction execution


Fig. 3 Stack memory contents after PHP instruction execution

## 2. Decimal calculations

(1) Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to " 1 " with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.
(2) Notes on status flag in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a ADC or SBC instruction is executed.
The carry flag (C) is set to " 1 " if a carry is generated as a result of the calculation, or is cleared to " 0 " if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to " 0 " before each calculation. To check for a borrow, the C flag must be initialized to " 1 " before each calculation.


Fig. 4 Status flag at decimal calculations

## 3. JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

## 4. BRK instruction

When the BRK instruction is executed with the following conditions satisfied, the interrupt execution is started from the address of interrupt vector which has the highest priority.

- Interrupt request bit and interrupt enable bit are set to "1".
- Interrupt disable flag $(\mathrm{I})$ is set to " 1 " to disable interrupt.

5. Multiplication and Division Instructions

- The index $X$ mode ( $T$ ) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

6. Read-modify-write instruction

Do not execute a read-modify-write instruction to the read invalid address (memory and SFR).
The read-modify-write instruction operates in the following sequence: read one-byte of data from memory, modify the data, write the data back to original memory. The following instructions are classified as the read-modify-write instructions in the 740 Family.

- Bit management instructions: CLB, SEB
- Shift and rotate instructions: ASL, LSR, ROL, ROR, RRF
- Add and subtract instructions: DEC, INC
- Logical operation instructions (1's complement): COM

Add and subtract/logical operation instructions (ADC, SBC, AND, EOR, and ORA) when T flag = " 1 " operate in the way as the read-modify-write instruction. Do not execute the read invalid memory and SFR.
<Reason>
When the read-modify-write instruction is executed to read invalid memory and SFR, the instruction may cause the following consequence: the instruction reads unspecified data from the memory due to the read invalid condition. Then the instruction modifies this unspecified data and writes the data to the memory. The result will be random data written to the memory or some unexpected event.

## NOTES ON PERIPHERAL FUNCTIONS <br> Notes on I/O Ports

1. Pull-up control register

When using each port which built in pull-up resistor as an output port, the pull-up control bit of corresponding port becomes invalid, and pull-up resistor is not connected.
<Reason>
Pull-up control is effective only when each direction register is set to the input mode.
2. Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction (Note), the value of the unspecified bit may be changed. <Reason>
I/O ports can be set to input or output mode in a bit unit. When reading or writing are performed to the port $\mathrm{Pi}(\mathrm{i}=0-7)$ register, the microcomputer operates as follows.

- Port in input mode
-Read-access: reads pin's level (The contents of port latch and pin's level are unrelated.)
-Write-access: writes data to port latch (The contents of port latch and pin's level are unrelated.)
- Port in output mode
-Read-access: reads port latch (The contents of port latch and pin's level are unrelated.)
-Write-access: writes data to port latch (The contents of port latch are output from the pin.)

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit.
Therefore, when the bit managing instructions are executed to the port set to input mode, the instruction read the pin's states, modify the specification bit, and then write data to the port latch. At this time, if the contents of the original port latch are different from the pins's level, the contents of the port latch of bit which is not specified by instruction will change.
In addition to this, if the bit managing instructions are executed to the port Pi register in order to setting output data when port Pi is configured as a mixed input and output port, the contents of the port latch of bit in the input mode which is not specified by instruction may change.

Note: Bit managing instructions: SEB instruction, CLB instruction

## 3. Port direction register

The port direction registers are write-only registers. Therefore, the following instructions cannot be used to this register:

- LDA instruction
- Memory operation instruction when T flag is " 1 "
- Instructions operating in addressing mode that modifies direction register
- Bit test instructions such as BBC and BBS
- Bit modification instructions such as CLB and SEB
- Arithmetic instructions using read-modify-write form instructions such as ROR
The LDM, STA instructions etc. are used for setting of the direction register.


## Notes on Termination of Unused Pins

## 1. Terminate unused pins

Perform the following wiring at the shortest possible distance (20 mm or less) from microcomputer pins.
(1) I/O ports

Set the I/O ports for the input mode and connect each pin to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$. The port which can select a built-in pull-up resistor can also use the built-in pull-up resistor. When using the I/O ports as the output mode, open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

2. Termination remarks
(1) Input ports

Do not open them.
<Reason>

- If the input level is undefined, the power source current may increase.
- An effect due to noise may be easily produced as compared with " 1 . (1) I/O ports" shown on the above.
(2) I/O ports setting as input mode
[1] Do not open in the input mode.
<Reason>
- The power source current may increase depending on the firststage circuit.
- An effect due to noise may be easily produced as compared with " 1 . (1) I/O ports" shown on the above.
[2] I/O ports :
Do not connect to Vcc or Vss directly.
<Reason>
If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur.
[3] I/O ports :
Do not connect multiple ports in a lump to Vcc or Vss through a resistor.


## <Reason>

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

## Notes on Interrupts

1. Unused interrupts

Set the interrupt enable bit for unused interrupts to "0" (disabled).
2. Change of relevant register settings

When not requiring for the interrupt occurrence synchronous with the following case, take the sequence shown in Figure 5.
-When selecting external interrupt active edge
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated


Fig. 5 Sequence of changing relevant register

## <Reason>

When setting the followings, the interrupt request bit may be set to " 1 ". -When selecting external interrupt active edge
INT0 interrupt edge selection bit
(bit 0 of interrupt edge selection register (address 003A16))
INT1 interrupt edge selection bit
(bit 1 of interrupt edge selection register (address 003A16))
INT2 interrupt edge selection bit
(bit 2 of interrupt edge selection register (address 003A16))
CNTRo active edge switch bit
(bit 6 of timer X control register (address 0FF416))
CNTR1 active edge switch bit
(bit 6 of timer Y mode register (address 003016))
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
Interrupt edge selection register (address 003A16)
3. Check of interrupt request bit

When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0", take the following sequence.

## <Reason>

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to " 0 ", the value of the interrupt request bit before being cleared to " 0 " is read.


Fig. 6 Sequence of check of interrupt request bit

## Notes on Timer

1. When $\mathrm{n}(0$ to 255$)$ is written to a timer latch, the frequency divisin ratio is $1 /(n+1)$.
2. The timers share the one frequency divider to generate the count source. Accordingly, when each timer starts operating, initializing the frequency divider is not executed. Therefore, when the frequency divider is selected for the count source, the delay of the maximum one cycle of the count source is generated until the timer starts counting or the waveform is output from timer starts operating. Also, the count source cannot be checked externally.
3. Set the timer which is not used as follows:

- Stop the count (when using a timer with stop control)
- Set " 0 " to the corresponding interrupt enable bit


## Notes on Timer X

1. CNTRo active edge selection

- The CNTRo active edge selection bit (bit 6 of timer X mode register) also effects the active edge of the generation of the CNTRo interrupt request.
- When the pulse width is measured, set the bit 7 of the CNTRo active edge switch bits to " 0 ".

2. Write order to timer $X$

- In the timer mode, pulse output mode, event counter mode and pulse width measurement mode, write to the following registers in the order as shown below;
the timer X register (extension),
the timer $X$ register (low-order),
the timer X register (high-order).
Do not write to only one of them.
When the above mode is set and timer $X$ operates as the 16 -bit counter, if the timer $X$ register (extension) is never set after reset is released, setting the timer $X$ register (extension) is not required. In this case, write the timer X register (low-order) first and the timer X register (high-order). However, once writing to the timer X register (extension) is executed, note that the value is retained to the reload latch.
- In the IGBT output and PWM modes, do not write " 1 " to the timer X register (extension). Also, when " 1 " is already written to the timer $X$ register, be sure to write " 0 " to the register before using.
Write to the following registers in the order as shown below;
the compare register (high- and low-order),
the timer X register (extension),
the timer $X$ register (low-order),
the timer $X$ register (high-order).
It is possible to use whichever order to write to the compare register (high- and low-order). However, write both the compare register and the timer X register at the same time.


## 3. Read order to timer $X$

- In all modes, read the following registers in the order as shown below;
the timer X register (extension), the timer $X$ register (high-order), the timer $X$ register (low-order).
When reading the timer X register (extension) is not required, read the timer X register (high-order) first and the timer X register (loworder). Read order to the compare register is not specified.
- If reading to the timer $X$ register during write operation or writing to it during read operation is performed, normal operation will not be performed.


## 4. Write to timer $X$

- Which write control can be selected by the timer $X$ write control bit (b3) of the timer X mode register (address 002F16), writing data to both the latch and the timer at the same time or writing data only to the latch. When writing a value to the timer X address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. After reset release, when writing a value to the timer $X$ address, the value is set into the timer and the timer latch at the same time, because they are written at the same time.
When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.
- Do not switch the timer count source during timer count operation. Stop the timer count before switching it.

5. Set of timer X mode register

Set the write control bit of the timer X mode register to " 1 " (write to the latch only) when setting the IGBT output and PWM modes.
Output waveform simultaneously reflects the contents of both registers at the next underflow after writing to the timer X register (highorder).
6. When selecting timer $X$ pulse width measurement mode

When selecting the timer X pulse width measurement mode, enable (set " 0 ") data for the event couter window control (bit 5 of timer $X$ mode register (address 002F16)).
<Reason>
When data for the event counter window control is set to "1" (disabled), the CNTR0 input is not accepted after timer 1 underflow because this bit controls the CNTR0 input.

## 7. IGBT output mode

-Do not write " 1 " to the timer X register (extension) when using the IGBT output mode.
-When using the IGBT output mode, set the port sharing the INTo pin to input mode and set the port sharing the Txout pin to output mode. When using the output control function (INT1, INT2), set the port sharing the INT1, INT2 pin to input mode.

- When using the output control function (INT1 and INT2) in the IGBT output mode, set the levels of INT1 and INT2 to "H" in the falling edge active or to " $L$ " in the rising edge active before switching to the IGBT output mode. Set the level of INTo to "H" in the falling edge active or to " L " in the rising edge active before switching to the IGBT output mode.
-When setting the timer $X$ output control bit 1 or 2 (bit 3 or 4 of timer X control register (address 0FF416)) to " 1 " and initializing the output of the Txout pin by interrupt signal of INT1 or INT2, while the output level from the Txout pin changes after setting the timer X output control bit 1 or 2 to " 1 ", the following delay will occur.
Minimum: Analog delay
Maximum: Timer X count source 1 cycle + Analog delay
- In the following case, the timer X interrupti request bit (bit 7 of interrupt request register 1 (address 003C16)) is set to " 1 ".
-When Timer X underflow
-When input from INTo pin is detected at the time of IGBT output mode


## Notes on Timer Y

1. Timer Y read/write control

- When reading from/writing to timer Y, read from/write to both the high-order and low-order bytes of timer Y. When the value is read, read the high-order bytes first and the low-order bytes next. When the value is written, write the low-order bytes first and the highorder bytes next.
If reading from the timer Y register during write operation or writing to it during read operation is performed, normal operation will not be performed.
- When writing a value to the timer Y address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. Normally, when writing a value to the timer $Y$ address, the value is set into the timer and the timer latch at the same time, because they are set to write at the same time.
When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the high-order reload latch.
- Do not switch the timer count source during timer count operation. Stop the timer count before switching it.

2. CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.

## Notes on Timers 1 to 4

1. Cascading connection

- When using cascading connection, set the value of timer in the order of the timer 1 register, the timer 2 register, the timer 3 register, and the timer 4 register after the count source selection of timer 1 to 4.
<Reason>
- When the count source of timers 1 to 4 is selected, the timer counting value may become arbitrary value because a thin pulse is generated in count input of timer.

2. Timer 3PWM0 mode, timer 4PWM1 mode

- When PWM output is suspended after starting PWM output, depending on the level of the output pulse at that time to resume an output, the delay of the one section of the short interval may be needed.
Stop at "H": No output delay
Stop at "L": Output is delayed time of $256 \times$ ts
- In the PWM mode, the follows are performed every cycle of the long interval ( $4 \times 256 \times$ ts).
- Generation of timer 3, timer 4 interrupt requests
- Update of timer 3, timer 4
- When "L" is output from the P52/T3OUT/PWMo pin continuously in the timer 3PMW0 mode, set the P52/T30UT/PWMo pin as I/O port by set the timer 3 output selection bit to " 0 " before " $L$ " is output.
Do not set " 0016 " to timer 3 in this mode. The value which can be set are 1-255.
- When "L" is output from the P53/T40UT/PWM1 pin continuously in the timer 4PMW1 mode, set the P53/T40UT/PWM1 pin as I/O port by set the timer 4 output selection bit to " 0 " before " $L$ " is output.
Do not set " 0016 " to timer 4 in this mode. The value which can be set are 1-255.


## 3. Writing to Timer 2, Timer 3, Timer 4

When writing to the latch only, if the write timing to the reload latch and the underflow timing are almost the same, the value is set into the timer and the timer latch at the same time. In this time, counting is stopped during writing to the reload latch.

## Notes on Serial I/01

1. Writing to baud rate generator (BRG)

Write data to BRG while the transmission and reception operations are stopped.
2. Setting procedure when using serial I/O1 transmit interrupt When the serial I/O1 transmit interrupt is used, take the following sequence.
(1)Set the serial I/O1 transmit interrupt enable bit (bit 4 of interrupt control register 1 (address 003E16)) to " 0 " (disabled).
(2)Set the transmit enable bit (bit 4 of serial I/O1 control register (address 0FE016)) to "1".
(3) Set the serial I/O1 transmit interrupt request bit (bit 3 of interrupt request register 1 (address 003C16)) to " 0 " (no interrupt request issued) after 1 or more instruction has executed.
(4)Set the serial I/O1 transmit interrupt enable bit to "1" (enabled). <Reason>
When the transmission enable bit is set to " 1 ", the transmit buffer empty flag (bit 0 of serial I/O1 status register (address 001D16)) and the transmit shift register completion flag are set to " 1 ".
Therefore, the serial I/O1 transmit interrupt request bit is set to "1" regardless of the state of the transmit interrupt source selection bit (bit 3 of serial I/O1 control register).
3. Data transmission control with referring to transmit shift register completion flag
After the transmit data is written to the transmit buffer register (address 001816), the transmit shift register completion flag (bit 2 of serial I/O1 status reguster (address 001D16)) changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

## 4. Setting serial I/O1 control register again

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by setting both the transmit enable bit and the receive enable bit to " 0 ".


Fig. 7 Sequence of setting serial I/O1 control register again

## 5. Pin state after transmit completion

The TxD pin holds the state of the last bit of the transmission after transmission completion. When the internal clock is selected for the transmit clock in the clock synchronous serial I/O mode, the SclK1 pin holds "H".
6. Serial I/O1 enable bit during transmit operation

When the serial I/O1 enable bit (bit 7 of serial I/O1 control register (address 0FE016)) is set to " 0 " (serial I/O1 disabled) when data transmission is in progress, the transmission progress internally. However, the external data transfer is terminated because the pins become regular I/O ports. In addition to this, when data is written to the transmission buffer register, data transmission is started internally. When the serial I/O1 enable bit is set to " 1 ", the transmission is output to the TxD pin in the middle of the transfer.

## 7. Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to " 1 " at "H" of the ScLK1 input level. Also, write the transmit data to the transmit buffer register at "H" of the ScLK1 input level.
8. Receive operation in clock synchronous serial I/O mode When receiving data in the clock synchronous serial I/O mode, set not only the receive enable bit but also the transmit enable bit to " 1 ". Then write dummy data to the transmission buffer register. When the internal clock is selected as the synchronous clock, the synchronous clock is output at this point and the receive operation is started. When the external clock is selected as the transfer clock, the serial I/O becomes ready for data receive at this point and, when the external clock is input to the clock input pin, the receive operation is started. The P45/TxD pin outputs the dummy data written in the transmission buffer register.
9. Transmit and receive operation in clock synchronous serial I/O mode
When stopping transmitting and receiving operations in the clock synchronous serial I/O mode, set the receive enable bit and the transmit enable bit to " 0 " simultaneously. If only one of them is stopped the receive or transmit operation may loose synchronization, causing a bit slippage.

## Notes on Serial I/O2

1. Switching synchronous clock

When switching the synchronous clock by the serial I/O2 mode selection bit (bit 6 of serial I/O2 control register (address 0FE316)), initialize the serial I/O2 counter (write data to transmit/receive buffer register 2 (address 001E16)).

## 2. Notes when selecting external clock

When an external clock is selected as the synchronous clock, the TxD2 pin holds the output level of D7 after transmission is completed. However, if the clock is input to the serial I/O continuously, the trans$\mathrm{mit} /$ receive buffer register continue the shift operation and output data from the TxD2 pin continuously.
A write operation to the transmit/receive buffer register 2 must be performed when the SclK2 pin is "H".
When the internal clock is selected as the synchronous clock, the TxD2 pin holds the high-impedance state after transmission.

## Notes on Programming for Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the SRDY signal, set the transmit enable bit, the receive enable bit, and the SRDY output enable bit to " 1 ."
Serial I/O continues to output the final bit from the TXD pin after transmission is completed.

## Notes on A-D Converter

## 1. Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$. Further, be sure to verify the operation of application products on the user side.

## <Reason>

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.

## 2. Read A-D conversion register

How to read the A-D conversion register at 10-bit A-D conversion and 8-bit A-D conversion is shown in Fig. 8.

10-bit reading
(Read address 001B16 before 001A16)


8-bit reading
(Read only address 001B16)

|  | b7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| (Address 001B16) |  |$\quad$| b 9 | b 8 | b 7 | b 6 | b 5 | b 4 | b 3 | b 2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Fig. 8 A-D conversion register reading

## 3. Analog power source input pin AVss

The AVss pin is an analog power source input pin. Regardless of using the A-D conversion function or not, connect it as following :

- AVss : Connect to the Vss line
<Reason>
If the AVss pin is opened, the microcomputer may have a failure because of noise or others.

4. Reference voltage input pin VREF

Connect an approximately 1000 pF capacitor across the AVss pin and the Vref pin. Besides, connect the capacitor across the Vref pin and the AVss pin at equal length as close as possible.
5. Clock frequency during A-D conversion Use the A-D converter in the following conditions:

- Select XIN-Xout as system clock $\phi$ by the system clock selection bit (bit 7 of CPU mode register (address 003B16)). When selecting XCINXcout as system clock $\phi$, the A-D conversion function cannot be used.
- $\mathrm{f}(\mathrm{XIN})$ is 500 kHz or more.
- Do not execute the STP or WIT instruction during A-D conversion. <Reason>
The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. This may cause the A-D conversion precision to be worse.

6. Write to A-D conversion completion bit durng A-D conversion When " 0 " is set to the A-D conversion completion bit by the program during A-D conversion, re-conversion is performed.
7. Write during A-D conversion

The A-D converter will not operate normally if one of the following operation is applied during the A-D conversion:

- Writing to CPU mode register
- Writing to A-D control register

8. Notes on programming for A-D conversion

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low. Therefore, set the A-D clock frequency to 250 kHz or more. Also, when the STP instruction is executed during the A-D conversion, the A-D conversion is stopped immediately, the A-D conversion completion bit is set to " 1 ", and the interrupt request is generated.

## Notes on LCD Drive Control Circuit

1. Count source for LCDCK

The LCDCK count source selection bit (bit 7 of LCD mode register (address 003916)) is set to " 0 " after reset, selecting $f(X C I N) / 32$. The sub clock has stopped after reset. Therefore, turn on LCD after starting the oscillation and stabilizing the oscillation. Select the LCDCK count source after the corresponding clock source becomes stable.

## 2. STP instruction

When executing the STP instruction, bits 0 to 5 and bit 7 of the LCD power supply control register and the LCD enable bit (bit 3 of LCD mode register) are set to " 0 ". Set these bits again after returning from stop mode.

## 3. When not using LCD

When not using an LCD, leave the LCD segment and common pins open. Connect the VL1 pin to Vss, and the VL2 and VL3 pins to Vcc.
4. LCD drive power supply
(1) Power supply capacitor may be insufficient with the division resistance for LCD power supply, and the characteristic of the LCD panel. In this case, there is the method of connecting the bypass capacitor about $0.1-0.33 \mu \mathrm{~F}$ to $\mathrm{VL1}-\mathrm{VL3}$ pins. The example of a strengthening measure of the LCD drive power supply is shown in Figure 9.


Fig. 9 Strengthening measure example of LCD drive power supply
(2) When the LCD drive control circuit is used at VL3 = Vcc, apply VCC to VL3 pin and write "1" to VL3 connection bit (bit 6 of the LCD power control register (address 003816)).
(3) When the voltage is applied to VL1 to VL3 by using the external resistor, write "102" to dividing resistor for LCD power selection bits (RSEL) of the LCD power control register (address 003816).
5. Segment output disable register
(1) Only pins set to output ports by the direction register can be controlled to switch to output ports or segment outputs by the segment output disable register.
(2) When the VL pin input selection bit (VLSEL) of the LCD power control register (address 003816) is " 1 ", settings of the segment output disable bit 22 and segment output disable bit 23 are invalid.
6. Data setting to LCD display RAM

When writing a data into the LCD display RAM during LCD being turned ON (LCD enable bit = "1"), write the confirmed data. Do not write temporarily on the LCD display RAM because this might cause the LCD display flickering. Figure 10 shows the write procedure for LCD display RAM when LCD is on.


Fig. 10 Write procedure for LCD display RAM when LCD is on

## Notes on Watchdog Timer

1. The watchdog timer is operating during the wait mode. Write data to the watchdog timer control register to prevent timer underflow.
2. The watchdog timer stops during the stop mode. However, the watchdog timer is running during the wait time (time set by timer 1 and timer 2) and the watchdog timer control register must be written just before executing the STP instruction.
3. The count source of the watchdog timer is affected by the system clock $\phi$ selected by the system clock selection bits (bits 6,7 of CPU mode register (address 003B16)).

## Notes on Reset Circuit

1. Reset input voltage control

Make sure that the reset input voltage is less than 0.2 Vcc for $\operatorname{Vcc}(\mathrm{min})$.
2. Countermeasures for reset signal slow rising

In case where the $\overline{\operatorname{RESET}}$ signal rise time is long, connect a ceramic capacitor or others across the $\overline{\operatorname{RESET}}$ pin and the Vss pin. Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following:
-Make the length of the wiring which is connected to a capacitor as short as possible.
-Be sure to verify the operation of application products on the user side.

## <Reason>

If the several nanosecond or several ten nanosecond impulse noise enters the $\overline{\text { RESET }}$ pin, it may cause a microcomputer failure.
3. Port state immediately after reset

Table 1 shows the each pin state during $\overline{R E S E T}$ pin is " L ".

Table 1 Each pin state during $\overline{\text { RESET }}$ pin is "L"

| Pin name | Pin state |
| :--- | :--- |
| P0-P2 (SEG0-SEG23) | Input mode (with pull-up) |
| P3, P4, P5, P60-P62 | Input mode (high-impedance) |
| COM0-COM3 | Vcc level input |

4. Frequency relation of $f(X I N)$ and $f(\phi)$

The frequency relation of $f(X I N)$ and $f(\phi)$ is $f(X I N)=8 \cdot f(\phi)$.

## Notes on Reset Circuit

1. Mode transition
(1) Both the main clock (XIN-XOUT) and sub-clock (XCIN-XCOUT) need time for the oscillations to stabilize. The mode transition between middle-/high-speed and low-speed mode must be performed after the corresponding clock becomes stable. The sub-clock, needs extra time to stabilize particularly when executing operations after power-on and stop mode. The main and sub clocks require the following condition for mode transition.
$f(X I N)>3 \times f(X C I N)$
(2) The all modes can be switched to the stop mode or the wait mode and return to the source mode when the stop mode or the wait mode is ended.
2. State transitions of system clock

When the mode is switched from frequency/2/4/8 to the low-speed mode, or the opposite is performed, change CM7 (bit 7 of system clock control bits of CPU mode register (address 003B16)) at first, and then, change CM6 (bit 6 of system clock control bits of CPU mode register (address 003B16)) after the oscillation of the changed mode is stabilized.
3. Wait mode

Timer and LCD operate in the wait mode.

## Notes on Oscillation External Output Function

When the signal from the Xout pin or Xcout pin of the oscillation circuit is input directly to the circuit except this MCU and used, the system operation may be unstabilized.
In order to share the oscillation circuit safely, use the clock output from P40 and P41 by the oscillation external output function for the circuits except this MCU.

## NOTES ON HARDWARE <br> Handling of Source Pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of $0.01 \mu \mathrm{~F}-0.1 \mu \mathrm{~F}$ is recommended.

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Blag., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

## Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage

Notes regarding these materials
2. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party
3. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit appicalion examples contained in these mams and
publication of the materials, and are subject to change by Reneas Technology Corp without notice algorithms represents information on products at the time of therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
When using any or all of the information
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
4. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular medical, aerospace, nuclear, or undersea repeater use.
5. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
6. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 38070 0, Fax: <49> (89) 9293011

## Renesas Technology Hong Kong Ltd.

7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, \#99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

## Renesas Technology Singapore Pte. Ltd

1, Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

| Rev. | Date |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  | Page | Description |  |
| 1.00 | Feb. 13, 2003 | - | First edition issued |  |
| 2.00 | May. 28, 2004 | 28 <br> 49 <br> 70 <br> 72 <br> 93 <br> to 100 | Explanations of "(5) Output Control Function of Timer X" are partly eliminated. <br> Figure 50 is partly revised. <br> Explanations of "Software Commands" of Rev.1.00 are eliminated. <br> Note 2 of Table 16 is partly revised. <br> "APPENDIX" is added. |  |

