

R1LV1616R Series

16Mb superSRAM (1M wordx16bit)

REJ03C0101-0100Z Rev.1.00 2004.04.13

Description

The R1LV1616R Series is a family of low voltage 16-Mbit static RAMs organized as 1048576-words by 16-bit, fabricated by Renesas's high-performance 0.15um CMOS and TFT technologies.

The R1LV1616R Series is suitable for memory applications where a simple interfacing , battery operating and battery backup are the important design objectives.

The R1LV1616R Series is packaged in a 52pin micro thin small outline mount device[μ TSOP / 10.79mm x 10.49mm with the pin-pitch of 0.4mm] or a 48balls fine pitch ball grid array [f-BGA / 7.5mmx8.5mm with the ball-pitch of 0.75mm and 6x8 array] . It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.

Features

- Single 2.7-3.6V power supply
- Small stand-by current:2µA (3.0V, typ.)
- Data retention supply voltage =2.0V
- No clocks, No refresh
- · All inputs and outputs are TTL compatible
- Easy memory expansion by CS1#, CS2, LB# and UB#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE# prevents data contention on the I/O bus
- Process technology: 0.15um CMOS



Ordering Information

Type No.	Access time	Package
R1LV1616RSD-7S%	70 ns	350-mil 52-pin plastic μ - TSOP(II)
R1LV1616RSD-8S%	85 ns	(normal-bend type) (52PTG)
R1LV1616RBG-7S%	70 ns	7 Francis Common f DCA 0 7 Francis mitch 40h all
R1LV1616RBG-8S%	85 ns	7.5mmx8.5mm f-BGA 0.75mm pitch 48ball

% - Temperature version; see table below


%	Temperature Range
R	0 ~ +70 °C
W	-20 ~ +85 °C
I	-40 ~ +85 °C

Pin Arrangement

A15 A14 A13 A16 \bigcirc BYTE# 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 UB# A12 A11 Vss LB# A10 DQ15 A9 A8 DQ7 DQ14 A19 CS1# WE# NC DQ6 DQ13 DQ5 DQ12 NC DQ4 Vcc NC CS2 DQ11 NC NC DQ3 DQ10 A18 A17 A7 A6 A5 A4 A3 A2 DQ2 DQ9 DQ1 DQ8 DQ0 OE# Vss NC A0

52-pin µTSOP






Pin Description

Pin name	Function
A0 to A19	Address input
DQ 0 to DQ15	Data input/output
CS1# &CS2	Chip select
WE#	Write enable
OE#	Output enable
LB#	Lower byte select
UB#	Upper byte select
Vcc	Power supply
Vss	Ground
BYTE#	Byte (x8 mode) enable input
NC	Non connection

Block Diagram



Note. BYTE# pin supported by only TSOP type.

Operating Table	0	per	atin	a T	able
-----------------	---	-----	------	-----	------

CS1#	CS2	BYTE#	LB#	UB#	WE#	OE#	DQ0-7	DQ8-14	DQ15	Operation
Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	Stand by
Х	L	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	Stand by
Х	Х	Н	Η	Н	Х	Х	High-Z	High-Z	High-Z	Stand by
L	Н	Н	L	Н	L	Х	Din	High-Z	High-Z	Write in lower byte
L	Н	Н	L	Н	Н	L	Dout	High-Z	High-Z	Read from lower byte
L	Н	X	Х	Х	Н	Н	High-Z	High-Z	High-Z	Output disable
L	Н	Н	Н	L	L	Х	High-Z	Din	Din	Write in upper byte
L	Н	Н	Η	L	Н	L	High-Z	Dout	Dout	Read from upper byte
L	Н	Н	L	L	L	Х	Din	Din	Din	Write
L	Н	Н	L	L	Н	L	Dout	Dout	Dout	Read
L	Н	L	L	L	L	Х	Din	High-Z	A-1	Write
L	Н	L	L	L	Н	L	Dout	High-Z	A-1	Read

Note 1. H:VIH L:VIL X: VIH or VIL

Absolute Maximum Ratings

Parameter	Symbol	Value		Unit
Power supply voltage relative to Vss	Vcc	-0.5 to +4.6		V
Terminal voltage on any pin relation toVss	VT	-0.5*1 to Vcc+0.3*2		V
Power dissipation	Рт		0.7	W
		R ver.	0 to +70	°C
Operation temperature	Topr	W ver.	-20 to +85	°C
		I ver.	-40 to +85	°C
Storage temperature	Tstg		-65 to +150	°C
		R ver.	0 to +70	°C
Storage temperature range under bias	Tbias	W ver.	-20 to +85	°C
		I ver.	-40 to +85	°C

Note 1. -2.0V in case of AC (Pulse width \leq 30ns)

2. Maximum voltage is +4.6V

^{2.} BYTE# pin supported by only TSOP type. When apply BYTE# ="L", please assign LB#=UB#="L".

Recommended Operating Conditions

Parameter		Symbol	Min.	Тур.	Max.	Unit	Note
Cupply voltage		Vcc	2.7	3.0	3.6	V	
Supply voltage		Vss	0	0	0	V	
Input high voltage		VIH	2.4	-	Vcc+0.2	V	
Input low voltage	Input low voltage		-0.2	-	0.4	V	1
	R ver.		0	-	+70	°C	2
Ambient temperature range	W ver.	Та	-20	-	+85	°C	2
	I ver.		-40	-	+85	°C	2

Note 1. -2.0V in case of AC (Pulse width ≤ 30 ns)

DC Characteristics

Parameter	Symbol	Min.	Typ.*1	Max.	Unit	Т	est conditions*2	
Input leakage current	Iu	-	-	1	μΑ	Vin=Vss to Vcc		
Output leakage current	ILo	-	ı	1	μΑ	OE# = V	/IH or CS2=VIL or IH or WE# =VIL or B# =VIH,VI/O=Vss to Vcc	
	Icc ₁	-	45	55	mA	I 1/0 = 0	le, duty =100% mA, CS1# =VIL, H Others = VIH / VIL	
Average operating current	ICC2 Write	-	15	20	mA	Cycle time = 1 μ s, I I/O = 0 mA, CS1# \leq 0.2V, CS2 \geq Vcc-0.2V		
	ICC2 Read	-	10	15	mA		cc-0.2V , VıL ≤ 0.2V, Read duty=100% vely	
Standby current	Isb	-	0.1	0.3	mA	CS2=VIL	-	
		-	2	6	μΑ	~+25°C	V in ≥ 0V (1) 0V≤CS2≤0.2V or	
Standby ourrant	Is _{B1}	-	4	12	μΑ	~+40°C	(2) CS2≥Vcc-0.2V, CS1# ≥Vcc-0.2V or	
Standby current	ISB1	-	-	25	μΑ	~+70°C	(3)LB# =UB# ≥Vcc-0.2V, CS2≥Vcc-0.2V,	
		-	-	40	μΑ	~+85°C	CS1# ≤0.2V Average value	
Output hige voltage	Vон	2.4	-	-	V	Іон = -1	mA	
Output Low voltage	Vol	-	-	0.4	V	IoL = 2m	nA	

Note 1. Typical parameter indicates the value for the center of distribution at 3.0V (Ta= 25°C), and not 100% tested.

^{2.} Ambient temperature range depends on R/W/I-version. Please see table on page 2.

^{2.} BYTE# pin supported by only TSOP type. BYTE# \geq Vcc-0.2V or BYTE# \leq 0.2V

Capacitance

 $(Ta = +25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
Input capacitance	C in	-	-	10	pF	V in = 0V	1
Input / output capacitance	C 1/O	-	-	10	pF	V I/O = 0V	1

Note 1:This parameter is sampled and not 100% tested.


AC Characteristics

Test Conditions (Vcc= $2.7 \sim 3.6$ V, Ta = $0 \sim +70$ °C / $-20 \sim +85$ °C / $-40 \sim +85$ °C *)

• Input pulse levels: VIL= 0.4V,VIH=2.4V

• Input rise and fall time: 5ns

Input and output timing reference levels : 1.4VOutput load : See figures (Including scope and jig)



Note: Temperature range depends on R/W/I-version. Please see table on page 2.

Read Cycle

Deremeter	Cumbal	R1LV16	16R**-7S	R1LV16	16R**-8S	Lloit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Read cycle time	t RC	70	1	85	-	ns	
Address access time	t AA	-	70	ı	85	ns	
Chin paleat access time	t ACS1	-	70	ı	85	ns	
Chip select access time	t ACS2	ı	70	ı	85	ns	
Output enable to output valid	t oe	ı	35	ı	45	ns	
Output hold from address change	tон	10	ı	10	ı	ns	
LB#,UB# access time	t BA	-	70	ı	85	ns	
Chip select to output in low-Z	t clz	10	1	10	-	ns	2,3
LB#,UB# enable to low-Z	t BLZ	5	-	5	-	ns	2,3
Output enable to output in low-Z	t olz	5	-	5	-	ns	2,3
Chin decelerate cutout in high 7	t CHZ1	0	25	0	30	ns	1,2,3
Chip deselect to output in high-Z	t CHZ2	0	25	0	30	ns	1,2,3
LB#,UB# disable to high-Z	t BHZ	0	25	0	30	ns	1,2,3
Output disable to output in high-Z	t onz	0	25	0	30	ns	1,2,3



Write Cycle


Parameter	Symbol	R1LV16	16R**-7S	R1LV16	16R**-8S	Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	notes
Write cycle time	t wc	70	-	85	-	ns	
Address valid to end of write	t aw	65	-	70	ı	ns	
Chip selection to end of write	t cw	65	-	70	-	ns	5
Write pulse width	twp	55	-	60	-	ns	4
LB#,UB# valid to end of write	t _{BW}	65	-	70	-	ns	
Address setup time	t as	0	-	0	-	ns	6
Write recovery time	t wr	0	-	0	-	ns	7
Data to write time overlap	tow	35	-	40	-	ns	
Data hold from write time	t DH	0	-	0	-	ns	
Output active from end of write	tow	5	-	5	-	ns	2
Output disable to output in high-Z	t onz	0	25	0	30	ns	1,2
Write to output in high-Z	t wHz	0	25	0	30	ns	1,2

- Note1. tchz, tohz, twhz and tbhz are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 - 2. This parameter is sampled and not 100% tested.
 - 3. AT any given temperature and voltage condition, thz max is less than tLz min both for a given device and form device to device.
 - 4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low.
 - A write ends at the earliest transition among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. twp is measured from the beginning of write to the end of write.
 - 5. tcw is measured from the later of CS1# going low or CS2 going high to end of write.
 - 6. tas is measured the address valid to the beginning of write.
 - 7. twn is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.

Byte enable (supported by only 52-pin μ TSOP)


Doromotor	Cumbal	R1LV16	16R**-7S	R1LV16	16R**-8S	Lloit	Notos
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Byte setup time	t BS	5	-	5	1	ms	
Byte recovery time	t BR	5	-	5	-	ms	

BYTE# Timing Waveform




Timing Waveform Read Cycle \mathbf{t}_{RC} A0~19 (Word Mode) Valid address A-1~19 **t**AA tон (Byte Mode) t_{BA} LB#,UB# **t**BHZ t_{ACS1} CS1# t_{CHZ1} $t_{\hbox{ACS2}}$ CS2 t_{CHZ2} **t**oE OE# tolz toHZWE# = "H" level DQ0~15 (Word Mode) **t**BLZ Valid data DQ0~7 (Byte Mode)


Write Cycle (1) (WE# Clock)



Write Cycle (2) (CS1#, CS2 Clock, OE#=VIH)




Write Cycle (3) (LB#,UB# Clock, OE#=VIH)




Data Retention Characteristics							
Parameter	Symbol	MIn.	Typ.*1	Max.	Unit	Test conditions*2,3	
Vcc for data retention	Vdr	2.0	-	3.6	V	$ \begin{array}{l} \text{V in} \geq \text{0V} \\ \text{(1) 0V} \leq \text{CS2} \leq \text{0.2V or} \\ \text{(2) CS2} \geq \text{Vcc-0.2V}, \\ \text{CS1\#} \geq \text{Vcc-0.2V or} \\ \text{(3) LB\#} = \text{UB\#} \geq \text{Vcc-0.2V}, \\ \text{CS2} \geq \text{Vcc-0.2V}, \\ \text{CS1\#} \leq \text{0.2V} \\ \end{array} $	
Data retention current	ICCDR	-	2	6	μA	~+25°C	(1) 0V ≤ CS2 ≤ 0.2V or (2) CS2 ≥ Vcc-0.2V, CS1# ≥ Vcc-0.2V or (3) LB# =UB# ≥Vcc-0.2V, CS2 ≥ Vcc-0.2V, CS1# ≤ 0.2V
		•	4	12	μA	~+40°C	
		ı	-	25	μA	~+70°C	
		ı	-	40	μA	~+85°C	
Chip deselect to data retention time	tcdr	0	-		ns	See retention waveform	
Operation recovery time	t R	5	-	-	ms		

- Note 1. Typical parameter of ICCDR indicates the value for the center of distribution at Vcc=3.0V and not 100% tested.
 - 2. BYTE# pin supported by TSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V
 - 3. Also CS2 controls address buffer, WE# buffer ,CS1# buffer ,OE# buffer ,LB# ,UB# buffer and Din buffer .If CS2 controls data retention mode,Vin levels (address, WE# ,OE#,CS1#,LB#,UB#,I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ Vcc-0.2V or 0V ≤ CS2 ≤ 0.2V. The other input levels (address, WE# ,OE#,CS1#,LB#,UB#,I/O) can be in the high impedance state.


Data Retention timing Waveform (1) (LB#,UB# Controlled)



Data Retention timing Waveform (2) (CS1# Controlled)



Data Retention timing Waveform (3) (CS2 Controlled)



Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of

nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

- Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com

Copyright © 2004. Renesas Technology Corporation, All rights reserved. Printed in Japan.

