

R1W V3216R Series

32Mb superSRAM (2M wordx16bit)

REJ03C0215-0100Z Rev.1.00 2004.4.13

Description

The R1WV3216R Series is a family of low voltage 32-Mbit static RAMs organized as 2097152-words by 16-bit, fabricated by Renesas's high-performance 0.15um CMOS and TFT technologies.

The R1WV3216R Series is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

The R1WV3216R Series is made by stacked-micro-package technology and two chips of 16Mbit superSRAMs are assembled in one package.

The R1WV3216R Series is packaged in a 52pin micro thin small outline mount device[μ TSOP / 10.79mm x 10.49mm with the pin-pitch of 0.4mm] or a 48balls fine pitch ball grid array [f-BGA / 7.5mmx8.5mm with the ball-pitch of 0.75mm and 6x8 array] . It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.

Features

- Single 2.7-3.6V power supply
- Small stand-by current:4µA (3.0V, typ.)
- Data retention supply voltage =2.0V
- No clocks, No refresh
- All inputs and outputs are TTL compatible.
- Easy memory expansion by CS1#, CS2, LB# and UB#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE# prevents data contention on the I/O bus
- Process technology: 0.15um CMOS



Ordering Information


Type No.	Access time	Package
R1WV3216RSD-7S%	70 ns	350-mil 52-pin plastic μ - TSOP(II)
R1WV3216RSD-8S%	85 ns	(normal-bend type) (52PTG)
R1WV3216RBG-7S%	70 ns	7 Francis Francis DCA 0.7 Francistals 40 holl
R1WV3216RBG-8S%	85 ns	7.5mmx8.5mm f-BGA 0.75mm pitch 48ball

% - Temperature version; see table below


%	Temperature Range
R	0 ~ +70 °C
W	-20 ~ +85 °C
I	-40 ~ +85 °C



Pin Arrangement








Pin Description

Pin name	Function
A0 to A20	Address input
DQ 0 to DQ15	Data input/output
CS1# &CS2	Chip select
WE#	Write enable
OE#	Output enable
LB#	Lower byte select
UB#	Upper byte select
Vcc	Power supply
Vss	Ground
BYTE#	Byte (x8 mode) enable input
NC	Non connection

Block Diagram



Note: BYTE# pin supported by only TSOP type.

_		4 .	_		
-	nor	2+11	~ 1	2h	\mathbf{I}
\cdot	uer	atin	ıu ı	au	ı
_					•

CS1#	CS2	BYTE#	LB#	UB#	WE#	OE#	DQ0-7	DQ8-14	DQ15	Operation
Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	Stand by
Х	L	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	Stand by
Х	Х	Н	Ι	Ι	Х	Х	High-Z	High-Z	High-Z	Stand by
L	Н	Н	Ш	Η	L	Х	Din	High-Z	High-Z	Write in lower byte
L	Н	Н	Ш	Η	Н	L	Dout	High-Z	High-Z	Read from lower byte
L	Н	Х	Х	Х	Н	Н	High-Z	High-Z	High-Z	Output disable
L	Н	Н	Ι	Ш	L	Х	High-Z	Din	Din	Write in upper byte
L	Н	Н	Ι	L	Н	L	High-Z	Dout	Dout	Read from upper byte
L	Н	Н	L	L	L	Х	Din	Din	Din	Write
L	Н	Н	L	L	Н	L	Dout	Dout	Dout	Read
L	Н	L	L	L	L	Х	Din	High-Z	A-1	Write
L	Н	L	Ĺ	L	Н	L	Dout	High-Z	A-1	Read

Note 1. H:VIH L:VIL X: VIH or VIL

Absolute Maximum Ratings

Parameter	Symbol	Value		Unit
Power supply voltage relative to Vss	Vcc		-0.5 to +4.6	V
Terminal voltage on any pin relation toVss	VT	-0.5*1 to Vcc+0.3*2		V
Power dissipation	Рт		0.7	W
		R ver.	0 to +70	°C
Operation temperature	Topr	W ver.	-20 to +85	°C
		I ver.	-40 to +85	°C
Storage temperature	Tstg		-65 to +150	°C
		R ver.	0 to +70	°C
Storage temperature range under bias	Tbias	W ver.	-20 to +85	°C
		I ver.	-40 to +85	°C

Note 1: -2.0V in case of AC (Pulse width \leq 30ns) 2:Maximum voltage is +4.6V



^{2.} BYTE# pin supported by only TSOP type. When apply BYTE# ="L", please assign LB#=UB#="L".

Recommended Operating Conditions

Parameter		Symbol	Min.	Тур.	Max.	Unit	Note
Supply voltage		Vcc	2.7	3.0	3.6	V	
Supply voltage		Vss	0	0	0	V	
Input high voltage	Input high voltage		2.4	-	Vcc+0.2	V	
Input low voltage		VIL	-0.2	-	0.4	V	1
	R ver.		0	-	+70	°C	2
Ambient temperature range W ver.		Та	-20	-	+85	°C	2
	I ver.		-40	-	+85	°C	2

Note 1. -2.0V in case of AC (Pulse width ≤ 30 ns)

DC Characteristics

Parameter	Symbol	Min.	Typ.*1	Max.	Unit	Т	est conditions*2	
Input leakage current	Iu	-	-	1	μΑ	Vin=Vss	to Vcc	
Output leakage current	ILo	-	ı	1	μA	OE# = V	VIH or CS2=VIL or VIH or WE# =VIL or B# =VIH,VI/O=Vss to Vcc	
	Icc ₁	ı	60	70	mA	I 1/0 = 0	le, duty =100% mA, CS1# =VIL, - Others = VIH / VIL	
Average operating current	ICC2 Write	-	20	25	mA	CS1#≤ (ne = 1 μs, I I/O = 0 mA, 0.2V, CS2 ≥ Vcc-0.2V	
	ICC2 Read	-	15	20	mA	$\label{eq:Vihamiltonian} \begin{split} \text{Vih} & \geq \text{Vcc-0.2V} \;, \; \text{Vil} \leq 0.2\text{V}, \\ \text{Write \& Read duty=100\%} \\ \text{respectively} \end{split}$		
Standby current	Isb	-	0.1	0.3	mA	CS2=VII	-	
		-	4	12	μΑ	~+25°C	V in ≥ 0V (1) 0V≤CS2≤0.2V or	
Charadha a sana a t	las.	-	7	24	μΑ	~+40°C	(2) CS2≥Vcc-0.2V, CS1# ≥Vcc-0.2V or	
Standby current	ISB1	-	-	50	μΑ	~+70°C	(3)LB# =UB# ≥Vcc-0.2V, CS2≥Vcc-0.2V,	
		-	-	80	μΑ	~+85°C	CS1# ≤0.2V Average value	
Output hige voltage	Vон	2.4	-	-	V	Іон = -1	mA	
Output Low voltage	Vol	-	-	0.4	V	IOL = 2m	ıA	

Note 1. Typical parameter indicates the value for the center of distribution at 3.0V (Ta= 25° C), and not 100% tested.

^{2.} BYTE# pin supported by only TSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V



^{2.} Ambient temperature range depends on R/W/I-version. Please see table on page 2.

Capacitance

 $(Ta = +25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
Input capacitance	C in	ı	ı	20	pF	V in = 0V	1
Input / output capacitance	C 1/0	-	-	20	pF	V I/O = 0V	1

Note 1. This parameter is sampled and not 100% tested.


AC Characteristics

Test Conditions (Vcc= $2.7 \sim 3.6$ V, Ta = $0 \sim +70$ °C / $-20 \sim +85$ °C / $-40 \sim +85$ °C *)

• Input pulse levels: VIL= 0.4V,VIH=2.4V

• Input rise and fall time: 5ns

Input and output timing reference levels : 1.4VOutput load : See figures (Including scope and jig)



Note: Temperature range depends on R/W/I-version. Please see table on page 2.

Read Cycle

Dovometer	Cumahal	R1WV32	16R**-7S	R1WV32	16R**-8S	l lmit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Read cycle time	t RC	70	1	85	ı	ns	
Address access time	t AA	-	70	1	85	ns	
Chin calcat access time	t ACS1	-	70	-	85	ns	
Chip select access time	t ACS2	•	70	1	85	ns	
Output enable to output valid	t oe	ı	35	ı	45	ns	
Output hold from address change	t он	10	-	10	1	ns	
LB#,UB# access time	t BA	-	70	-	85	ns	
Chip select to output in low-Z	t cLZ	10	-	10	-	ns	2,3
LB#,UB# enable to low-Z	t BLZ	5	-	5	-	ns	2,3
Output enable to output in low-Z	t olz	5	-	5	-	ns	2,3
Objects and a state of the bight 7	t CHZ1	0	25	0	30	ns	1,2,3
Chip deselect to output in high-Z	t CHZ2	0	25	0	30	ns	1,2,3
LB#,UB# disable to high-Z	t BHZ	0	25	0	30	ns	1,2,3
Output disable to output in high-Z	t onz	0	25	0	30	ns	1,2,3



Write Cycle

Parameter	Cumbal	R1WV32	16R**-7S	R1WV32	16R**-8S	Lloit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Write cycle time	t wc	70	-	85	-	ns	
Address valid to end of write	taw	65	-	70	ı	ns	
Chip selection to end of write	tcw	65	-	70	ı	ns	5
Write pulse width	twp	55	-	60	-	ns	4
LB#,UB# valid to end of write	t _{BW}	65	-	70	-	ns	
Address setup time	t as	0	-	0	-	ns	6
Write recovery time	twr	0	-	0	-	ns	7
Data to write time overlap	tow	35	-	40	-	ns	
Data hold from write time	t dh	0	-	0	-	ns	
Output active from end of write	tow	5	-	5	-	ns	2
Output disable to output in high-Z	t onz	0	25	0	30	ns	1,2
Write to output in high-Z	t wHz	0	25	0	30	ns	1,2


- Note 1. tchz, tohz, twhz and tbhz are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 - 2. This parameter is sampled and not 100% tested.
 - 3. AT any given temperature and voltage condition, thz max is less than tLz min both for a given device and form device to device.
 - 4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low.
 - A write ends at the earliest transition among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. twp is measured from the beginning of write to the end of write.
 - 5. tcw is measured from the later of CS1# going low or CS2 going high to end of write.
 - 6. tas is measured the address valid to the beginning of write.
 - 7. twn is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.



Byte enable (supported by only 52-pin μ TSOP)


Parameter	Cumbal	R1WV32	16R**-7S	R1WV32	16R**-8S	Linit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Byte setup time	t BS	5	-	5	ı	ms	
Byte recovery time	t BR	5	-	5	-	ms	

BYTE# Timing Waveform




Timing Waveform Read Cycle $t_{\sf RC}$ A0~20 (Word Mode) Valid address A-1~20 **t**AA tон (Byte Mode) **t**BA LB#,UB# **t**BHZ t_{ACS1} CS1# t_{CHZ1} t_{ACS2} CS2 t_{CHZ2} to<u>E</u> OE# tolz **t**onz WE# = "H" level **t**clz DQ_{0~15} (Word Mode) **t**BLZ Valid data DQ0~7 (Byte Mode)


Write Cycle (1) (WE# Clock)



Write Cycle (2) (CS1#, CS2 Clock, OE#=VIH)



Write Cycle (3) (LB#,UB#Clock, OE#=VIH)




Data Retention Characteristics


Parameter	Symbol	Mln.	Typ.*1	Max.	Unit	Test conditions*2,3	
Vcc for data retention	Vdr	2.0	-	3.6	V	$ \begin{array}{l} \text{V in} \geq 0\text{V} \\ \text{(1) 0V} \leq \text{CS2} \leq 0.2\text{V or} \\ \text{(2) CS2} \geq \text{Vcc-0.2V}, \\ \text{CS1}\# \geq \text{Vcc-0.2V or} \\ \text{(3) LB\# = UB\#} \geq \text{Vcc-0.2V}, \\ \text{CS2} \geq \text{Vcc-0.2V}, \\ \text{CS1}\# \leq 0.2\text{V} \\ \end{array} $	
Data retention current	Icc dr	-	4	12	μA	~+25°C	Vcc=3.0V,Vin≥0V (1) 0V ≤ CS2 ≤ 0.2V or (2) CS2 ≥ Vcc-0.2V, CS1# ≥ Vcc-0.2V or (3) LB# =UB# ≥Vcc-0.2V, CS2 ≥ Vcc-0.2V, CS1# ≤ 0.2V Average value
		ı	7	24	μA	~+40°C	
		ı	-	50	μA	~+70°C	
		ı	-	80	μA	~+85°C	
Chip deselect to data retention time	tcdr	0	-	-	ns	See retention waveform	
Operation recovery time	t R	5	-	-	ms		

- Note 1.Typical parameter of ICCDR indicates the value for the center of distribution at Vcc=3.0V and not 100% tested.
 - 2. BYTE# pin supported by TSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V
 - 3. Also CS2 controls address buffer, WE# buffer ,CS1# buffer ,OE# buffer ,LB# ,UB# buffer and Din buffer .If CS2 controls data retention mode,Vin levels (address, WE# ,OE#,CS1#,LB#,UB#,I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ Vcc-0.2V or 0V ≤ CS2 ≤ 0.2V. The other input levels (address, WE# ,OE#,CS1#,LB#,UB#,I/O) can be in the high impedance state.


Data Retention timing Waveform (1) (LB#,UB# Controlled)



Data Retention timing Waveform (2) (CS1# Controlled)



Data Retention timing Waveform (3) (CS2 Controlled)



RENESAS

Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of

nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

- Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com

 $\label{lem:copyright @ 2004. Renesas Technology Corporation, All rights reserved. Printed in Japan.$

