
M63155FP

3 PHASE BRUSHLESS MOTOR CONTROLLER

REJ03F0037-0100Z

Rev.1.0

Sep.16.2003

Outline

The M63155FP is a three phase brushless motor controller with six external N-channel Power MOSFETs. The motor coil current is controlled by either a PWM pulse duty or a D/A signal level from an external controller.

Both VCC1 and VCC2 can be supplied by either external power supply or internal 5V regulator. Also voltage monitor is available, and whichever of power supplies drops down, it generates an error signal.

Either fast or slow current-decay, either coast(free-run) or dynamic brake(short-brake) can be selected. Several protection circuits are built in, thermal shut down and so on.

Internal tachometer, direction control and oscillator for internal logic are also available.


Features

- Wide voltage range: From 10V to 40V (VM)
- 5V regulator with the external PNP transistor
- Internal gate supply voltage generator (Charge pump)
- Voltage monitor
(VM , SVCC , External FET gate & External FET drain-source)
(Voltage monitor of External FET gate & External drain-source can be disabled.)
- Motor current control by either a PWM duty or a D/A level
- Selectable fast or slow current-decay
- Selectable coast (free-run) or dynamic brake (short-brake)
- FG internal tachometer (3phase mixed)
- Direction control
- Thermal Shut Down (TSD)
- Power loss brake
- Protection for invalid hall codes

Application


- High Power Three Phase Brushless Motor.

Pin Configuration (TOP VIEW)



52pin HSSOP (52P9Y)

Block Diagram



Pin Description

Pin No.	Symbol	Function	Pin No.	Symbol	Function
1	UT	Phase-U Top-side Gate Drive Output	52	VM	Motor Power Supply
2	U	Phase-U Motor Output	51	VGT	Top-side Gate Supply Voltage Output
3	UB	Phase-U Bottom-side Gate Drive Output	50	CP6	Charge-pump Capacitor 6
4	VT	Phase-V Top-side Gate Drive Output	49	CP5	Charge-pump Capacitor 5
5	V	Phase-V Motor Output	48	VGB	Bottom-side Gate Supply Voltage Output
6	VB	Phase-V Bottom-side Gate Drive Output	47	CP4	Charge-pump Capacitor 4
7	WT	Phase-W Top-side Gate Drive Output	46	CP3	Charge-pump Capacitor 3
8	W	Phase-W Motor Output	45	VCP	Charge-pump Voltage Output
9	WB	Phase-W Bottom-side Gate Drive Output	44	CP2	Charge-pump Capacitor 2
10	RSM	Motor Current Sensing Input for big signal line	43	CP1	Charge-pump Capacitor 1
11	-	NC	42	GND	GND
12	-	NC	41	SVCC	External 5V Sensing Input
13	RSS	Motor Current Sensing Input for small signal line	40	VCC2	Big Signal 5V Power Supply
14	HU	HU Hall Sensor Amp. Input	39	OSC1	Oscillator Output 1
15	HV	HV Hall Sensor Amp. Input	38	OSC2	Oscillator Output 2
16	GND	GND	37	GND	GND
17	HW	HW Hall Sensor Amp. Input	36	SGND	Oscillator GND
18	VCC1	Small Signal 5V Power Supply	35	REGR	5V Regulator Phase Compensation
19	TCL	Current Control Off Time Input	34	REGC	5V Regulator Output
20	CTL	Current Control Input	33	REGB	5V Regulator Current Sink
21	CCFB	Output of current comparator	32	REGE	5V Regulator Current Sensing
22	FCE	Voltage monitor enable input	31	REGL	5V Regulator Phase Compensation
23	FG	FG Output	30	BRK	Braking Input
24	FLT	Voltage Monitor Fault Output	29	BRS	Braking Mode Select Input
25	RST	Reset Input	28	FR	Forward / Reverse Select Input
26	DS	Fast / Slow Current Decay Mode Select Input	27	PWM	PWM Input

Absolute Maximum Rating

(unless otherwise noted Ta=25°C centigrade)


Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
Vm	Motor Power Supply	at VM	10	-	40	V
Vcc	5V Power Supply	at VCC1, VCC2	4.0	-	6.0	V
Vto	Top Side Gate Drive Output Voltage	at UT, VT, WT	-	VM +10.8	-	V
Vo	Motor Output Voltage	at U, V, W including motor coil over shoot	-	-	50	V
Vbo	Bottom Side Gate Drive Output Voltage	at UB, VB, WB	-	12.2	-	V
Vin1	Logic Input Voltage	at BRK, BRS, FR, DS, RST, HU, HV, HW	-	-	6	V
Vin2	Logic Input Voltage	PWM	-	-	15	V
Vdo	Open Drain Output Voltage	at FG, FLT, TCL	-	-	6	V
Ido	Open Drain Output Current	at FG, FLT, TCL	0	-	5	mA
Pt	Power Dissipation	Free Air	-	1.2	-	W
Kt	Thermal Derating	Free Air	-	9.6	-	mW/°C
Tj	Junction Temperature		-	-	150	°C
Topr	Operating Temperature		0	-	75	°C
Tstg	Storage Temperature		-20	-	125	°C

Recommended Operating Condition

(Unless otherwise noted Ta=25°C, VM=12V, VCC1=VCC2=5V)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
Vm	Motor Power Supply	at VM	10	12	40	V
Vcc	5V Power Supply	at VCC1, VCC2	4.5	5.0	5.5	V
		at VCC1 on Power Fail	3.5	-	5.5	V
Fpwm	PWM Input Frequency	at PWM	10	20	30	kHz


Thermal Derating



This IC's package is POWER-SSOP, so improving the board on which the IC is mounted enables a large power dissipation without a heat sink. For example, using an 1 layer glass epoxy resin board, the IC's power dissipation is 2.6W at least. And it comes to 3.6W by using an improved 2 layer board.

The information of the T, U, V type board is shown in next page.

The boards for thermal derating evaluation



Electrical characteristics

(Unless otherwise noted $T_a=25^\circ\text{C}$, $V_M=12\text{V}$, $V_{CC1}=V_{CC2}=5\text{V}$)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
POWER SUPPLY (V_M, V_{CC1}, V_{CC2}, V_{CP}, V_{GB}, V_{GT})						
I_m	Motor Power Supply Current	at V_M Normal Control Mode The motor is not driven	-	2.3	5.0	mA
I_{vcc}	5V Power Supply Current	at V_{CC1} Normal Control Mode The motor is not driven	-	4	7	mA
		at V_{CC2} Normal Control Mode The motor is not driven	-	16	33	mA
V_{cp}	Charge-pump Output Voltage	at V_{CP} , no gate driving	7.0	8.5	10.0	V
V_{gb}	Bottom-side Gate Supply Voltage	at V_{GB} , $I_{LVGB}=I_{LVGT}=7.0\text{mA}$	8.5	11.5	-	V
V_{gt}	Top-side Gate Supply Voltage	at V_{GT} , $I_{LVGB}=I_{LVGT}=7.0\text{mA}$	V_M +7.5	V_M +9.5	-	V
T_{cp}	Charge-pump (VCP) Pre-charge Time	$f_{osc}=1\text{MHz}$, $C_{p1}=470\text{nF}$, $C_{cp}=4.7\mu\text{F}$ *Refer to the Fig.1.	-	4	4.8	msec
T_{gb}	Charge-pump (VGB) Pre-charge Time	$f_{osc}=1\text{MHz}$, $C_{p2}=470\text{nF}$, $C_{gb}=33\mu\text{F}$ * Refer to the Fig.1.	-	28	33.6	msec
T_{gt}	Charge-pump (VGT) Pre-charge Time	$f_{osc}=1\text{MHz}$, $C_{p3}=470\text{nF}$, $C_{gt}=4.7\mu\text{F}$ * Refer to the Fig.1.	-	4	4.8	msec
f_{osc}	Oscillator Frequency	$R_{osc}=15\text{k}\Omega$	6.4	8.0	9.6	MHz




Fig.1 Charge-pump Pre-charge Time Definition

Electrical characteristics

(Unless otherwise noted Ta=25°C, VM=12V, VCC1=VCC2=5V)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
REGULATOR (REGE, REGB, REGC, REGR)						
Vr	Regulator Output Voltage	Io=50mA *Note1	4.75	5.0	5.25	V
Vrin	Regulator Output Voltage Stability for Input Vm Voltage	Vm=10~40V, Io=50mA *Note1	-	0.0	30.0	mV
Vrout	Regulator Output Voltage Stability for Load Current	Io=0~200mA *Note1	-	0.0	30.0	mV
Vlim	RS Threshold Voltage	REGE terminal voltage *Note1	0.8	1.0	1.2	V

* Note1 : The values of the external parts are in the "The recommended values of the external parts" table. The hFE of External PNP transistor is "100" minimum.

Electrical characteristics

(Unless otherwise noted $T_a=25^{\circ}\text{C}$, $V_M=12\text{V}$, $V_{CC1}=V_{CC2}=5\text{V}$)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
VOLTAGE MONITOR (VM, SVCC, FLT)						
Vsvi	External 5V Monitor Input Voltage Range	at SVCC	0	-	5.5	V
Isvi	External 5V Monitor Input Current	at SVCC SVCC=5V	30	50	75	μA
Vths	External 5V Monitor Threshold Voltage	External 5V Drop Down *Refer to the Fig.2.	4.00	4.25	4.35	V
Vshy	External 5V Monitor Hysteresis Voltage	External 5V Rise up *Refer to the Fig.2.	50	100	150	mV
Vthm	VM Monitor Threshold Voltage	VM Drop Down *Refer to the Fig.2.	9.0	9.5	10.0	V
Vmhy	VM Monitor Hysteresis Voltage	VM Rise Up *Refer to the Fig.2.	400	500	600	mV
Vthug	Hi-side FETs gate monitor Threshold Voltage		-	-	VM+6	V
Vughy	Hi-side FETs gate monitor Hysteresis Voltage		-	-	200	mV
Vthlg	Low-side FETs gate monitor Threshold Voltage			-	6	V
Vlghy	Low-side FETs gate monitor Hysteresis Voltage		-	-	200	mV
Vthds	Drain-Source monitor Threshold Voltage		0.7	1	1.3	V
Vdshy	Drain-Source monitor Hysteresis Voltage		-200	-	-	mV
Vsft	FLT Output Saturation Voltage	at FLT, output sink current: 2mA	-	0.15	0.5	V




Fig.2 Supply Voltage Monitor Time Definition

Electrical characteristics

(Unless otherwise noted Ta=25°C, VM=12V, VCC1=VCC2=5V)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
CURRENT CONTROL (RSS, REF, CTL, TCL, CCFB)						
Vcti	Current Control Input Voltage Range	at CTL	0	-	3.3	V
Icti	Current Control Input Current	at CTL, CTL=RSS=0V	-2.0	-0.4	-	μA
Vtcl	Current Control Off Time Threshold Voltage	at TCL	2.4	2.5	2.6	V
Vtclhy	Current Control Off Time Hysteresis Voltage	at TCL	1.15	1.22	1.29	V
Vstl	Off Time Input Saturation Voltage	at TCL, output sink current: 2mA RSS>CTL	-	0.15	0.5	V
Vcpi1	Current comparator Output Current	at CCFB, RSS<CTL	-1	-	-	mA
Vcpi2	Current comparator Output Current	at CCFB, RSS>CTL	-	-	1	mA
Vcpv1	Current comparator Saturation Voltage	at CCFB, sink current 1mA	0.5	-	-	V
Vcpv2	Current comparator Saturation Voltage	at CCFB, source current 1mA	-	-	VCC1 -0.5	V
HALL SIGNAL (HU, HV, HW, FG)						
Vhah	Hall High-State Input Voltage		2.0	-	-	V
Vhal	Hall Low-State Input Voltage		-	-	1.0	V
Ihah	Hall High-State Input Current	Vha= 5V	-	0	1.0	μA
Ihal	Hall Low-State Input Current	Vha = 0V	-1.0	0	-	μA
Vsfg	FG Output Saturation Voltage	at FG, output sink current : 2mA	-	0.15	0.5	V

Electrical characteristics

(Unless otherwise noted Ta=25°C, VM=12V, VCC1=VCC2=5V)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
LOGIC INPUT (DS, FR, BRS, BRK)						
Vlgh	Logic High-State Input Voltage		2.0	-	-	V
Vlgl	Logic Low-State Input Voltage		-	-	1.0	V
IlgH	Logic High-State Input Current	Vlg= 5V	-	100	150	μA
IlgL	Logic Low-State Input Current	Vlg= 0V	-1.0	0	-	μA
LOGIC INPUT[Level shift] (PWM)						
Vlsh	Logic High-State Input Voltage		3.2	-	-	V
Vlsl	Logic Low-State Input Voltage		-	-	2.8	V
Illsh	Logic High-State Input Current	Vls=11.5V	-	0	1	μA
Illsl	Logic Low-State Input Current	Vls=0V	-1	0	-	μA
GATE DRIVE OUTPUTS (UT, VT, WT, UB, VB, WB)						
VtoH	Top Side Gate Drive High State Voltage	VtoH=VGT-UT, VGT-VT, VGT-WT Iload = -10 mA , Rg=0 Ω	-	0.7	1.2	V
VtoL	Top Side Gate Drive Low State Voltage	VtoL=UT-U, VT-V, WT-W Iload = 10 mA , Rg=0 Ω	-	0.25	0.40	V
VboH	Bottom Side Gate Drive High State Voltage	VboH=VGB-UB, VGB-VB, VGB-WB Iload = -10 mA , Rg=0 Ω	-	0.7	1.2	V
VboL	Bottom Side Gate Drive Low State Voltage	VboL=UB-RS, VB-RS, WB-RS Iload = 10 mA , Rg=0 Ω	-	0.25	0.40	V
Ton	Turn-on Delay	*Refer to the Fig.3.	-	150	-	nsec
Toff	Turn-off Delay	*Refer to the Fig.3.	-	100	-	nsec
Ttr	Top Side Switching Rise Time		-	200	-	nsec
Ttf	Top Side Switching Fall Time	CL =1200pF, Rg=0 Ω *Refer to the Fig.3.	-	80	-	nsec
Tbr	Bottom Side Switching Rise Time		-	200	-	nsec
Tbf	Bottom Side Switching Fall Time	CL=1200pF, Rg=0Ω *Refer to the Fig.3.	-	80	-	nsec

Electrical characteristics


(Unless otherwise noted $T_a=25^\circ\text{C}$, $V_M=12\text{V}$, $V_{CC1}=V_{CC2}=5\text{V}$)

Fig.3 Gate Drive Output Time Characteristics Definition

- * Note2 : V_{out} is the external Nch MOS FET 's gate-source voltage. The definition is, UT-U, VT-V, WT-W, and $U=V=W=V_M=12\text{V}$, Capacitor Load $CL=1200\text{pF}$. UB-RS, VB-RS, WB-RS, and RS=0V, Capacitor Load $CL=1200\text{pF}$.
- * Note3 : V_A is the power supply voltage of the gate drive output. The definition is, $V_{GT}-V_M=10.8\text{V}$ for UT-U, VT-V, WT-W. $V_{GB}=12.2\text{V}$ for UB-RS, VB-RS, WB-RS.
- * Note4 : The waveform above-mentioned is one of the switching timing, because an gate drive output state is due to Hall sensor Amp. inputs. Please refer to the "Hall Signal Inputs and Motor Outputs Timing Diagram".

Function Explanation

1. VM terminal (VM)

The power supply for the M63155FP is connected between this terminal and GND.

2. VCC terminals (VCC1, VCC2)

The 5V power supply for the M63155FP is connected between these terminals and GND.

The VCC1 supplies small signal 5V, and the VCC2 supplies big signal 5V (for Charge Pump).

*Notes: In order to ensure proper coast/braking operation even after detecting power loss, it is necessary to make the VCC1 supplies maintain externally.

The state of the fault latch and the guaranteed function of other shutdown circuits is maintained by the charge held on Cvcc1. Therefore, the length of this extended operation is determined by the value of Cvcc1.

The calculation method of a minimum value for Cvcc1, given a minimum hold-up time requirement (t).

Coarse hold-up calculation

$$Cvcc1(\min) = t \times iss / [Vcc1(\text{nom}) - Vcc1(\min)]$$

for C in farads:

t = hold-up time (sec)

iss = steady-state Vcc1 node current in fault mode (A)

V = delta V from nominal to minimum (volts)

3. Hall Input Terminals (HU, HV, HW)

These terminals are connected to the Hall effect commutation IC's output of the brushless motor, which have open-collector outputs.

4. Output Terminals (UT, VT, WT, U, V, W, UB, VB, WB)

These terminals are the gate drive outputs for the external MOS FETs. UT, VT and WT are the gate drive outputs for the top side external MOS FETs. U, V and W are connected to the motor output terminals and the source terminals of the top side external MOS FETs. UB, VB and WB are the gate drive outputs for the bottom side external MOS FETs.

Function Explanation

5. Oscillator (OSC1, OSC2, SGND)

The oscillation frequency (F_{osc}) of the oscillator is determined by the external capacitor and resistor which are connected to these terminals. The capacitor is connected between OSC2 and SGND, and the resistor is connected between OSC1 and OSC2.

SGND is the common terminal of the oscillator circuit. So it is connected to the root of the board GND due to getting the high accurate performance. The oscillation frequency theoretical value is given by:

$$F_{osc} = \frac{1}{-2 R_{osc} C_{osc} \ln\left(\frac{1}{2}\right)}$$

R_{osc} : External resistance for oscillator

C_{osc} : External condenser for oscillator

However, the actual oscillation frequency is different by influence of response of the oscillator circuit.

The characteristic of the theoretical oscillation Frequency – the actual oscillation frequency is as follows (Fig.4).




Fig.4 The characteristic of oscillation frequency ($C_{osc}=180\text{pF}$)

6. Charge Pump (CP1, CP2, VCP / CP3, CP4, VGB / CP5, CP6, VGT)

The charge pump consists of an internal circuit and two external capacitors. One capacitor should be connected between the CP1 (CP3/CP5) terminal and the CP2 (CP4/CP6) terminal, and the other capacitor should be connected between the VCP (VGB/VGT) terminal and GND.

The VGB (VGT) (the output of the charge pump circuit) is connected internally to the source of the bottom side P-channel pre-driver transistors. (the source of the top side P-channel pre-driver transistors.) So the bottom side gate drive transistors are powered by VGB and top side by VGT.

The explanation of the charge pump function is as follows (Fig.5). And the characteristic of the PWM Input Frequency – the VGB(VGT) is as follows (Fig.6).




Fig.5 Charge Pump Circuit

(1) Q1=OFF, Q2=ON

The voltage of the CP2 terminal (Vcp2) is given by: $V_{cp2} = V_{CC2} - V_F$
 VF is the threshold voltage of the diodes D1, D2.

At this time, a capacitor connected between the CP1 terminal and the CP2 terminal is charged up.

(2) Q1=ON, Q2=OFF

Then the Q1 and Q2 are switched (the Q1 is turned on and the Q2 is turned off).

The Vcp2 is given by: $V_{cp2} = (V_{CC2} - V_F) + V_{CC2}$

And the charge-pump voltage is given by: $V_{CP} = (V_{CC2} - V_F) + V_{CC2} - V_F = 2V_{CC2} - 2V_F$

In case of $V_{CC2}=5V$ and $V_F=0.7V$, VCP is $10 - 1.4 = 8.6V$.

(3) VGB, VGT

Likewise VCP mentioned above, VGB and VGT voltage is given by:

$V_{GB} = (CP2 - V_F) + V_{CP} - V_F = CP2 + V_{CP} - 2V_F$

$V_{GT} = (VM - V_F) + V_{GB} - V_F = VM + V_{GB} - 2V_F$




Fig.6 PWM Input Frequency (Fpwm) – VGB(VGT) characteristic

In case of VCC1=VCC2=5V, VM=12V, RST=PWM=FR=BRK=HV=5V, DS=BRS=HU=HW=0V, Cp1~3=470nF, Ccp=Cgt= 4.7μF, Cgb=33μF, Fosc=8MHz

7. 5V Regulator (REGE, REGB, REGC, REGR, REGL)

The 5V regulator with the external PNP Tr. included the internal gain resistors. It has the output current limit function which needs the external current sensing resistor .

The explanation of the 5V Regulator function is as follows (Fig.7).




Fig. 7 5V Regulator application circuit and characteristics


8. Current Control (RSS, RSM, CTL, TCL)

RSS is the sensing input of the motor current. A filter resistor(Rnf) should be connected between this terminal and the RSM terminal. A sensing resistor(Rs) should be connected between the RSM and motor ground. The current control circuit compares the voltage of the sensing resistor(Rs) with the CTL terminal input voltage.

When the motor current reaches the threshold voltage (the CTL terminal input voltage), the current control circuit shuts down the motor current with turning off the external FETs during the constant period determined by the external elements on the TCL terminal. This function acts independent of the PWM input signal.

If the motor current is controlled by the only PWM input signal, this current control circuit acts as a motor current limit protection circuit. In this case, the motor current limit value could be determined by the CTL input voltage.

(1) Current control function



The motor current is controlled by the CTL input voltage. When the motor current reaches the threshold voltage, the motor current is shut down while the constant period. The period of the motor shutting down is given by:

$$\text{(Off Time)} \quad R_{cl} \ C_{cl} \ \ln\left(\frac{V_{CC1} \ V_{ctl}}{V_{CC1}}\right)$$

- Rcl : Current control Off Time Resistance
- Ccl : Current control Off Time Condenser
- Vctl : Current control Off Time Threshold Voltage (typ; 2.5V)


The motor control current value is given by:

$$\text{(Control Current)} \quad \frac{V_{ctl}}{R_s}$$

- Vctl : CTL terminal input voltage (from MCU)
- Rs : Motor current sensing resistor value

The CTL input resistor(Rcin) sets the same value of the limit sensing low pass filter resistor(Rnf) to compensate the input impedance of current comparator.

(2) Current limit function



The Current control circuit could be acted as the current limit protection circuit. In this case, the motor current is controlled by the PWM input duty. The value of the motor current limit is given by:

$$\text{(Limit Current)} \quad V_{ref} \ \frac{R_{ct2}}{R_{ct1} \ R_{ct2}} \ \frac{1}{R_s}$$

- Vref : output voltage (ex.; VCC1=5V)
- Rct1, Rct2 : VCC1 into CTL dividing resistor value
- Rs : Motor current sensing resistor value

When the motor current reaches the limit current value, the motor current is shut down while the constant period like as above mentioned in “(1) Current control function”.

The CTL input resistor(Rcin) sets the below equation value to compensate the input impedance of current comparator.

$$R_{cin} \ (R_{ct1} // R_{ct2}) \ R_{nf}$$

- Rct1, Rct2 : VCC1 into CTL dividing resistor value
- Rnf : Limit sensing low pass filter resistor value

Fig. 8 Motor Current Control Function

9. Current Decay Method (DS)

The current decay method is determined by the input into the DS terminal. In slow-decay mode, only the high side MOS FET is switched open during a PWM OFF (Low) cycle. The fast-decay mode switches both the high and low side MOS FETs.

Table 1. gives the DS selection truth table.

TABLE 1. DS Selection Truth Table

DS	Function Mode
High	Slow-Decay
Low	Fast-Decay

The output MOS FETs are controlled by PWM signal as follows.




Fig. 9 Current Decay Method at the MOS FETs Control with PWM Signal

10. Braking Mode Enable (BRK)

In the normal motor rotation, the motor is able to be braked optionally by external control signal put into the BRK terminal. The braking mode, either coast (free-run) or brake (short-brake) is selected by the BRS terminal (cf. 12. Brake Mode Selection -1)).

Table 2. gives the BRK selection truth table.

TABLE 2. BRK Selection Truth Table

BRK	Function Mode
High	Normal Control Mode
Low	Brake Mode

11. Voltage Monitor (VM, SVCC, FLT)

If either the motor power supply (VM) or the 5V (SVCC) or both drops below the threshold, FLT is “Low”. At this time, the BRS state (cf. 12. Braking Mode Selection) is latched by this FLT “L” signal and keeps its state. (a detailed explanation is given under item “18. Protection circuit” on page 23.)

Then, the return of the FLT is decided by conditions of the Voltage Monitor comparator output and Reset input (RST).




Fig.10 Voltage Monitor Circuit & Timing Chart

12. Braking Mode Selection (BRS)

- 1) In the normal mode (FLT output is “H”)

The braking mode whether coast (free-run) or brake (short-brake) is selected by the BRS terminal. In the coast (free-run) mode, all of the output terminals are floating. On the other side, in the brake (short-brake) mode, all of the top side MOS FETs are turned off and all of the bottom side MOS FETs are turned on. This Braking Mode provides a braking torque which depends on the motor speed.

- 2) In the fault mode (FLT output is “L”)

In this case, the braking mode whether coast or brake is selected by the PWM signal irrelevant to the BRK signal and the Current Control (RSS, CTL, TCL) function. The BRS state is latched by the FLT “L” signal. In the BRS “L” state the coast mode is selected, while in the BRS “H” state the PWM signal determines the brake mode.

And at this time, the positive power supply for the gate of the bottom side MOS FETs is provided by the charge-pump external capacitor (Cgb; cf. Application circuit).

If gate drive to the bottom side MOS FETs is chopped via external control of the PWM pin, the minimum value for Cgb is given in the following formula.

Coarse Cgb calculation

$$C_{gb}(\min) = t \times f \times 3q(\text{gate}) / [V_{cgb}(\text{initial}) - V_{cgb}(\text{final})]$$

for C in farads:

t = soft braking time (sec)

f = a chop frequency for PWM pin (Hz)

q(gate) = a electric charge stored in MOS FET gate (C)

q(gate) : refer to the data sheet of selected MOS FET

* In brake mode, the three bottom side MOS FETs(UB,VB,WB) turns on simultaneously. So, it is needed by 3q(gate).

Vcgb = delta V from initial to final (volts)

Table 3. gives the BRS selection truth table.

TABLE 3. BRS Selection Truth Table

BRS	normal mode (FLT;H)		fault mode (FLT;L)	
	BRK; H	BRK; L	PWM; H	PWM; L
High	Normal	Brake	Brake	Coast
Low	Normal	Coast	Coast	

13. Reset input (RST)

This input used to enable the device. The “H” input allows the gate drive output to follow “Motor I/O truth table”.

The “L” input forces all gate drive output to 0V, coast(free-run) mode, and overrides the BRK state. And this “L” input also resets the BRS state latched by the FLT “L” signal.

Table 4. gives the RST selection truth table.

TABLE 4. RST Selection Truth Table

RST	Function Mode
High	Enable the device
Low	Disable the device (Reset the BRS and FLT state)

14. Motor Rotation Direction (FR)

With the FR input at logic "High", the circuits are allowed to follow the commutation sequence for the motor rotation in the forward direction. With the FR input at logic "Low", the internal switching matrix logic is inverted to drive the motor in the reverse rotation.

Table 5. gives the FR selection truth table.

TABLE 5. FR Selection Truth Table

FR	Function Mode
High	Forward Rotation
Low	Reverse Rotation

The relationship of the Hall sensors and the rotor of the motor is as follows.




Fig. 11 Motor Rotation Direction

15. Motor Rotation Speed Signal (FG)

The FG terminal is connected to the output of the internal tachometer which generates 3 pulse signal per electrical revolution from the Hall sensor inputs. The relationship between the motor rotation speed and FG output signal frequency is given by;

$$(\text{Motor speed [rpm]}) = f_{FG} \times 60 \frac{1}{N_p \times 2 \times 3}$$

f_{FG} : FG output signal frequency [Hz]
 N_p : Motor pole number

16. PWM Input (PWM)

In the normal mode (FLT is "H"), the PWM signal is applied to this terminal to control the motor speed. The motor speed is due to the duty of the PWM input signal. On the other side, in the case of the FLT "L" state and the BRS "H" state, the PWM signal determines the brake mode. (cf. 11. Voltage Monitor (VM, SVCC, FLT)).

Table 6. gives the PWM selection truth table.

TABLE 6. PWM Selection Truth Table

PWM	Function Mode
High	Normal circulate current
Low	Recirculate current

17. Disable FET Voltage Monitors Input (FCE)

Usually, FCE is set "L".

When fail of external FETs gate voltage or D-S voltage is detected, the FCE can be set "H" to disable the external voltage check.

Detail explanation is shown in 5)D-S voltage monitor and 6)External FETs gate voltage monitor on page 23.

18. Protection circuit

1) VM voltage monitor (VM: Motor supply voltage)

If VM drops below the V_{thm} , FLT is "L". Then the return of the FLT is decided by $V_{thm}+V_{mhy}$ and RST toggled(H-L-H).

Detail drawing are in Fig.10 on page 20 and in Fig.24,25 on page 27.

2) SVCC voltage monitor (SVCC: External 5V power supply)

If SVCC drops below the V_{ths} , FLT is "L". Then, the return of the FLT is decided by $V_{ths}+V_{shy}$ and RST toggled(H-L-H).

Detail drawing are in Fig.10 on page 20 and in Fig.24,25 on page 27.

For relationships between protection and FLT output refer to Fig.18 on page 24.

3) TSD (Thermal shut down)

This function is for thermal protection. The Thermal Shut Down (TSD) circuit has a thermal sensor for the junction temperature of the device. If the temperature goes above the TSD function start temperature, the TSD circuit shut down the high-side Motor Pre-drive circuit and sets the fault latch.

Once the TSD circuit start the shut down function, it continues to the TSD function stop temperature.

The Table 7. gives the TSD function start / stop temperatures.

TABLE 7. Thermal Shut Down Truth Table

Parameter	Typical Value	Units
Function Start temperature	140	degrees centigrade
Function Stop Temperature	110	degrees centigrade

* Note5: These TSD temperature are the target temperatures for circuit design, not the guaranteed value.

4) HALL code check

If all halls are "H" or "L", FLT is "L". Then, the return of the FLT is decided by RST toggled (H-L-H).

Detail drawing are in Fig.10 on page 18 and in Fig.24,25 on page 27.

5) D-S voltage monitor (Drain-source voltage monitor of Top side External FETs)

In case of Fig.20 on page 25, FLT is "L".

The timing to check the Drain-source voltage refer to Fig.21 on page 25.

Then, the return of the FLT is decided by RST toggled (H-L-H).

Detail drawing are in Fig.10 on page 20 and in Fig.24,25 on page 27.

The protection circuit is disable by setting a FCE pin to "H".

Detail drawing are in Fig.22 on page 26.

6) External FETs gate voltage monitor (Voltage of the hi-side FETs gate x3, Voltage of the low-side FETs gate x3)

The timing that each External FET is ON, If each gate voltage does'nt come to threshold, FLT is "L".

The timing to check each gate voltage refer to Fig.19 on page 24 .

Then, the return of the FLT is decided by RST toggled (H-L-H).

Detail drawing are in Fig.10 on page 20 and in Fig.24,25 on page 27.

The protection circuit is disable by setting a FCE pin to "H".

Detail drawing are in Fig.23 on page 26.




Fig.18 relations between each protections and FLT output




Fig.19 Timing chart of gate voltage monitor in Fast Decay

For example:

If point-B is shorted GND, voltage(point-A) between external drain and source voltage reach to more than 1V during turn-on.

So Drain-Source voltage monitor circuit senses voltage of point-A.

But this circuit can't do perfect detecting shorted winding coil to GND.




Fig.20 Drain-Source voltage monitor of external FETs




Fig.21 Timing of drain-source voltage monitor




Fig.22 Timing chart of gate voltage monitor in Fast Decay




Fig.23 Timing of drain-source voltage monitor

Function Explanation




Fig.24 Timing chart in power on and off (Pattern A)




Fig.25 Timing chart in power on and off (Pattern B)

A*: VM, TSD, HALL, VDSM-U, UT, VT, WT, UB, VB and WB in Fig. 18 on page 24

19. Power Loss Brake

In Power Loss Brake, calculation of capacitor value is show by Fig.26, and Block diagram of VGB line is Show by Fig.27.

When mode is Power Loss Brake, low side pre. calculation of VGB capacitor value is as follows.

Condition	
PWM	:50 cycles
Function Time	:500mS
VGB voltage	:8.5V -> 6.8V
External FET capacity	:740pF

Supplying Current to pre driver.
 A=(122 x 2) pC (At once PWM) \square
 B=14 μ A (At Constant current)
 D=47 μ A (Max. current)

Capacity of External FET
 C=740 pF (External FET capacity)

} Refer to fig.1 about A, B, C and D

For example calculation of PWM for 3 phases
Charge value for A (3 phase), B (3 phase), D(1 ch)
 $A \times 50 \times 3 + B \times 500mS \times 3 + D \times 500mS = 36.6 \text{ nC} + 21 \mu\text{C} + 23.5 \mu\text{A}$
 $= 44.54 \mu\text{C}$

Charge value for C (3 phase)
 $(740pF \times 50) \times (8.5 + 6.8) \times 3 / 2 = 849.3 \text{ nC}$
 C = 849.3 nC

Capacity value for A,B,C (3 phase)
 $(A + B + C + D) / (8.5V - 6.8V) = 45.39 \mu\text{C} / 1.7V$
 $= 26.7 \mu\text{F}$

Fig.26 Calculation of VGB current at Power Loss Brake




Fig.27 Block diagram of Pre Driver

Motor Input/Output Truth Table

No.	Input							Output						Condition	
	DS	FR	BRK	BRS	PWM	HU	HV	HW	UT	UB	VT	VB	WT		WB
1	H	H	H	H/L	H	H	H	H	L	L	L	L	L	L	H
2	H	H	H	H/L	L	H	H	H	L	L	L	L	L	L	H
3	H	H	H	H/L	H	H	L	H	L	H	L	L	L	L	L
4	H	H	H	H/L	L	H	L	H	L	H	L	L	L	L	L
5	H	H	H	H/L	H	H	L	L	L	H	L	L	L	L	H
6	H	H	H	H/L	L	H	L	L	L	H	L	L	L	L	H
7	H	H	H	H/L	H	H	H	L	L	L	L	H	H	L	L
8	H	H	H	H/L	L	H	H	L	L	L	L	H	L	L	L
9	H	H	H	H/L	H	L	H	L	H	L	L	H	L	L	H
10	H	H	H	H/L	L	L	H	L	L	L	L	H	L	L	H
11	H	H	H	H/L	H	L	H	H	H	L	L	L	L	H	L
12	H	H	H	H/L	L	L	H	H	L	L	L	L	L	H	L
13	H	H	H	H/L	H	L	L	H	L	L	H	L	L	H	H
14	H	H	H	H/L	L	L	L	H	H	L	L	L	L	H	H
15	H	H	H	H/L	H	L	L	L	L	L	L	L	L	L	L
16	H	H	H	H/L	L	L	L	L	L	L	L	L	L	L	L
17	H	H	L	H	H	H	H	H	L	H	L	H	L	H	H
18	H	H	L	H	L	H	H	H	L	H	L	H	L	H	H
19	H	H	L	H	H	H	L	H	L	H	L	H	L	H	L
20	H	H	L	H	L	H	L	H	L	H	L	H	L	H	L
21	H	H	L	H	H	H	L	L	L	H	L	H	L	H	H
22	H	H	L	H	L	H	L	L	L	H	L	H	L	H	H
23	H	H	L	H	H	H	H	L	L	H	L	H	L	H	L
24	H	H	L	H	L	H	H	L	L	H	L	H	L	H	L
25	H	H	L	H	H	L	H	L	L	H	L	H	L	H	H
26	H	H	L	H	L	L	H	L	L	H	L	H	L	H	H
27	H	H	L	H	H	L	H	H	L	H	L	H	L	H	L
28	H	H	L	H	L	L	H	H	L	H	L	H	L	H	L
29	H	H	L	H	H	L	L	H	L	H	L	H	L	H	H
30	H	H	L	H	L	L	L	H	L	H	L	H	L	H	H
31	H	H	L	H	H	L	L	L	L	H	L	H	L	H	L
32	H	H	L	H	L	L	L	L	L	H	L	H	L	H	L
33	H	H	L	L	H	H	H	H	L	L	L	L	L	L	H
34	H	H	L	L	L	H	H	H	L	L	L	L	L	L	H
35	H	H	L	L	H	H	L	H	L	L	L	L	L	L	L
36	H	H	L	L	L	H	L	H	L	L	L	L	L	L	L
37	H	H	L	L	H	H	L	L	L	L	L	L	L	L	H
38	H	H	L	L	L	H	L	L	L	L	L	L	L	L	H
39	H	H	L	L	H	H	H	L	L	L	L	L	L	L	L
40	H	H	L	L	L	H	H	L	L	L	L	L	L	L	L
41	H	H	L	L	L	H	L	H	L	L	L	L	L	L	H
42	H	H	L	L	L	L	H	L	L	L	L	L	L	L	H
43	H	H	L	L	H	L	H	H	L	L	L	L	L	L	L
44	H	H	L	L	L	L	H	H	L	L	L	L	L	L	L
45	H	H	L	L	H	L	L	H	L	L	L	L	L	L	H
46	H	H	L	L	L	L	L	H	L	L	L	L	L	L	H
47	H	H	L	L	H	L	L	L	L	L	L	L	L	L	L
48	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L
49	H	L	H	H/L	H	H	H	H	L	L	L	L	L	L	H
50	H	L	H	H/L	L	H	H	H	L	L	L	L	L	L	H
51	H	L	H	H/L	H	H	L	H	H	L	L	H	L	L	L
52	H	L	H	H/L	L	H	L	H	L	L	L	H	L	L	L
53	H	L	H	H/L	H	H	L	L	H	L	L	L	L	H	H
54	H	L	H	H/L	L	H	L	L	L	L	L	L	L	H	H
55	H	L	H	H/L	H	H	H	L	L	L	H	L	L	H	L
56	H	L	H	H/L	L	H	H	L	L	L	L	L	L	H	L
57	H	L	H	H/L	H	L	H	L	L	H	H	L	L	L	H
58	H	L	H	H/L	L	L	H	L	L	H	L	L	L	L	H
59	H	L	H	H/L	H	L	H	H	L	H	L	L	L	L	L
60	H	L	H	H/L	L	L	H	H	L	H	L	L	L	L	L
61	H	L	H	H/L	H	L	L	H	L	L	L	H	H	L	H
62	H	L	H	H/L	L	L	L	H	L	L	L	H	L	L	H
63	H	L	H	H/L	H	L	L	L	L	L	L	L	L	L	L
64	H	L	H	H/L	L	L	L	L	L	L	L	L	L	L	L

Regular mode
 *Rotate Direction ; Forward
 *Current Decay MODE ; Slow Decay
 *non-Brake-state

Regular mode
 *Rotate Direction ; Forward
 *Current Decay MODE ; Slow Decay
 *Short-Brake-State

Regular mode
 *Rotate Direction ; Forward
 *Current Decay MODE ; Slow Decay
 *Free-Run-State

Regular mode
 *Rotate Direction ; Reverse
 *Current Decay MODE ; Slow Decay
 *non-Brake-state


Motor Input/Output Truth Table

No.	Input								Output							Condition
	DS	FR	BRK	BRS	PWM	HU	HV	HW	UT	UB	VT	VB	WT	WB	FG	
65	H	L	L	H	H	H	H	H	L	H	L	H	L	H	H	Regular mode *Rotate Direction ; Reverse *Current Decay MODE ; Slow Decay *Short-Brake-state
66	H	L	L	H	L	H	H	H	L	H	L	H	L	H	H	
67	H	L	L	H	H	H	L	H	L	H	L	H	L	H	L	
68	H	L	L	H	L	H	L	H	L	H	L	H	L	H	L	
69	H	L	L	H	H	H	L	L	L	H	L	H	L	H	H	
70	H	L	L	H	L	H	L	L	L	H	L	H	L	H	H	
71	H	L	L	H	H	H	H	L	L	H	L	H	L	H	L	
72	H	L	L	H	L	H	H	H	L	H	L	H	L	H	L	
73	H	L	L	H	H	L	H	L	L	H	L	H	L	H	H	
74	H	L	L	H	L	L	H	L	L	H	L	H	L	H	H	
75	H	L	L	H	H	L	H	H	L	H	L	H	L	H	L	
76	H	L	L	H	L	L	H	H	L	H	L	H	L	H	L	
77	H	L	L	H	H	L	L	H	L	H	L	H	L	H	H	
78	H	L	L	H	L	L	L	H	L	H	L	H	L	H	H	
79	H	L	L	H	H	L	L	L	L	H	L	H	L	H	L	
80	H	L	L	H	L	L	L	L	L	H	L	H	L	H	L	
81	H	L	L	L	H	H	H	H	L	L	L	L	L	L	H	
82	H	L	L	L	L	H	H	H	L	L	L	L	L	L	H	
83	H	L	L	L	H	H	L	H	L	L	L	L	L	L	L	
84	H	L	L	L	L	H	L	H	L	L	L	L	L	L	L	
85	H	L	L	L	H	H	L	L	L	L	L	L	L	L	H	
86	H	L	L	L	L	H	L	L	L	L	L	L	L	L	H	
87	H	L	L	L	H	H	H	L	L	L	L	L	L	L	L	
88	H	L	L	L	L	H	H	L	L	L	L	L	L	L	L	
89	H	L	L	L	H	L	H	L	L	L	L	L	L	L	H	
90	H	L	L	L	L	L	H	L	L	L	L	L	L	L	H	
91	H	L	L	L	H	L	H	H	L	L	L	L	L	L	L	
92	H	L	L	L	L	L	H	H	L	L	L	L	L	L	L	
93	H	L	L	L	H	L	L	H	L	L	L	L	L	L	H	
94	H	L	L	L	L	L	L	H	L	L	L	L	L	L	H	
95	H	L	L	L	H	L	L	L	L	L	L	L	L	L	L	
96	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	
97	L	H	H	H/L	H	H	H	H	L	L	L	L	L	L	H	
98	L	H	H	H/L	L	H	H	H	L	L	L	L	L	L	H	
99	L	H	H	H/L	H	H	L	H	L	H	H	L	L	L	L	
100	L	H	H	H/L	L	H	L	H	L	L	L	L	L	L	L	
101	L	H	H	H/L	H	H	L	L	L	H	L	L	L	L	H	
102	L	H	H	H/L	L	H	L	L	L	L	L	L	L	L	H	
103	L	H	H	H/L	H	H	H	L	L	L	L	H	H	L	L	
104	L	H	H	H/L	L	H	H	L	L	L	L	L	L	L	L	
105	L	H	H	H/L	H	L	H	L	L	L	L	L	L	L	H	
106	L	H	H	H/L	L	L	H	L	L	L	L	L	L	L	H	
107	L	H	H	H/L	H	L	H	H	L	L	L	L	L	H	L	
108	L	H	H	H/L	L	L	H	H	L	L	L	L	L	L	L	
109	L	H	H	H/L	H	L	L	H	L	L	H	L	L	H	H	
110	L	H	H	H/L	L	L	L	H	L	L	L	L	L	L	H	
111	L	H	H	H/L	H	L	L	L	L	L	L	L	L	L	L	
112	L	H	H	H/L	L	L	L	L	L	L	L	L	L	L	L	
113	L	H	L	H	H	H	H	H	L	H	L	H	L	H	H	
114	L	H	L	H	L	H	H	H	L	H	L	H	L	H	H	
115	L	H	L	H	H	H	L	H	L	H	L	H	L	H	L	
116	L	H	L	H	L	H	L	H	L	H	L	H	L	H	L	
117	L	H	L	H	H	H	L	L	L	H	L	H	L	H	H	
118	L	H	L	H	L	H	L	L	L	H	L	H	L	H	H	
119	L	H	L	H	H	H	H	L	L	H	L	H	L	H	L	
120	L	H	L	H	L	H	H	L	L	H	L	H	L	H	L	
121	L	H	L	H	H	L	H	L	L	H	L	H	L	H	H	
122	L	H	L	H	L	L	H	L	L	H	L	H	L	H	H	
123	L	H	L	H	H	L	H	H	L	H	L	H	L	H	L	
124	L	H	L	H	L	L	H	H	L	H	L	H	L	H	L	
125	L	H	L	H	H	L	L	H	L	H	L	H	L	H	H	
126	L	H	L	H	L	L	L	H	L	H	L	H	L	H	H	
127	L	H	L	H	H	L	L	L	L	H	L	H	L	H	L	
128	L	H	L	H	L	L	L	L	L	H	L	H	L	H	L	


Motor Input/Output Truth Table

No.	Input								Output							Condition
	DS	FR	BRK	BRS	PWM	HU	HV	HW	UT	UB	VT	VB	WT	WB	FG	
129	L	H	L	L	H	H	H	H	L	L	L	L	L	L	H	Regular mode *Rotate Direction ; Forward *Current Decay MODE ; Fast Decay *Free-Run-state
130	L	H	L	L	L	H	H	H	L	L	L	L	L	L	H	
131	L	H	L	L	L	H	H	L	L	L	L	L	L	L	L	
132	L	H	L	L	L	H	L	H	L	L	L	L	L	L	L	
133	L	H	L	L	L	H	H	L	L	L	L	L	L	L	H	
134	L	H	L	L	L	H	L	L	L	L	L	L	L	L	H	
135	L	H	L	L	L	H	H	L	L	L	L	L	L	L	L	
136	L	H	L	L	L	H	H	L	L	L	L	L	L	L	L	
137	L	H	L	L	L	H	L	H	L	L	L	L	L	L	H	
138	L	H	L	L	L	L	L	H	L	L	L	L	L	L	H	
139	L	H	L	L	L	H	L	H	L	L	L	L	L	L	L	
140	L	H	L	L	L	L	L	H	H	L	L	L	L	L	L	
141	L	H	L	L	L	H	L	L	H	L	L	L	L	L	H	
142	L	H	L	L	L	L	L	L	H	L	L	L	L	L	H	
143	L	H	L	L	L	H	L	L	L	L	L	L	L	L	L	
144	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	
145	L	L	H	H/L	H	H	H	H	L	L	L	L	L	L	H	Regular mode *Rotate Direction ; Reverse *Current Decay MODE ; Fast Decay *non-Brake-state
146	L	L	H	H/L	L	H	H	H	L	L	L	L	L	L	H	
147	L	L	H	H/L	H	H	L	H	H	L	L	L	L	L	L	
148	L	L	H	H/L	L	H	L	H	L	L	L	L	L	L	L	
149	L	L	H	H/L	H	H	L	L	H	L	L	L	L	H	H	
150	L	L	H	H/L	L	H	L	L	L	L	L	L	L	L	H	
151	L	L	H	H/L	H	H	H	L	L	L	H	L	L	H	L	
152	L	L	H	H/L	L	H	H	L	L	L	L	L	L	L	L	
153	L	L	H	H/L	H	L	H	L	L	H	H	L	L	L	H	
154	L	L	H	H/L	L	L	H	L	L	L	L	L	L	L	H	
155	L	L	H	H/L	H	L	H	H	L	H	L	L	H	L	L	
156	L	L	H	H/L	L	L	H	H	L	L	L	L	L	L	L	
157	L	L	H	H/L	H	L	L	H	L	L	L	H	H	L	H	
158	L	L	H	H/L	L	L	L	H	L	L	L	L	L	L	H	
159	L	L	H	H/L	H	L	L	L	L	L	L	L	L	L	L	
160	L	L	H	H/L	L	L	L	L	L	L	L	L	L	L	L	
161	L	L	L	H	H	H	H	H	L	H	L	H	L	H	H	Regular mode *Rotate Direction ; Reverse *Current Decay MODE ; Fast Decay *Short-Brake-state
162	L	L	L	H	L	H	H	H	L	H	L	H	L	H	H	
163	L	L	L	H	H	H	L	H	L	H	L	H	L	H	L	
164	L	L	L	H	L	H	L	H	L	H	L	H	L	H	L	
165	L	L	L	H	H	H	L	L	L	H	L	H	L	H	H	
166	L	L	L	H	L	H	L	L	L	H	L	H	L	H	H	
167	L	L	L	H	H	H	H	L	L	H	L	H	L	H	L	
168	L	L	L	H	L	H	H	L	L	H	L	H	L	H	L	
169	L	L	L	H	H	L	H	L	L	H	L	H	L	H	H	
170	L	L	L	H	L	L	H	L	L	H	L	H	L	H	H	
171	L	L	L	H	H	L	H	H	L	H	L	H	L	H	L	
172	L	L	L	H	L	L	H	H	L	H	L	H	L	H	L	
173	L	L	L	H	H	L	L	H	L	H	L	H	L	H	H	
174	L	L	L	H	L	L	L	H	L	H	L	H	L	H	H	
175	L	L	L	H	H	L	L	L	L	H	L	H	L	H	L	
176	L	L	L	H	L	L	L	L	L	H	L	H	L	H	L	
177	L	L	L	L	H	H	H	H	L	L	L	L	L	L	H	Regular mode *Rotate Direction ; Reverse *Current Decay MODE ; Fast Decay *Free-Run-state
178	L	L	L	L	L	H	H	H	L	L	L	L	L	L	H	
179	L	L	L	L	L	H	H	L	H	L	L	L	L	L	L	
180	L	L	L	L	L	H	L	H	L	L	L	L	L	L	L	
181	L	L	L	L	L	H	H	L	L	L	L	L	L	L	H	
182	L	L	L	L	L	H	L	L	L	L	L	L	L	L	H	
183	L	L	L	L	L	H	H	H	L	L	L	L	L	L	L	
184	L	L	L	L	L	H	H	L	L	L	L	L	L	L	L	
185	L	L	L	L	L	H	L	H	L	L	L	L	L	L	H	
186	L	L	L	L	L	L	H	L	L	L	L	L	L	L	H	
187	L	L	L	L	L	H	L	H	H	L	L	L	L	L	L	
188	L	L	L	L	L	L	L	H	H	L	L	L	L	L	L	
189	L	L	L	L	L	H	L	L	H	L	L	L	L	L	H	
190	L	L	L	L	L	L	L	L	H	L	L	L	L	L	H	
191	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	
192	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	


I/O Circuit



I/O Circuit




Hall Inputs and Motor Outputs Timing Chart



* Note6 : These are the timing chart of the Hall commutation sensor outputs and the motor outputs, and the motor output voltage waveforms only show the High/Low/Middle state in each period. In details, these output voltage waveforms are different from the real waveforms of the actual motor outputs under rotation.


Application Circuit 1

- Motor current is controlled by D/A signal input level



Application Circuit 3

- Motor current is controlled by PWM pulse input duty



Reference Values of the External Parts

External Parts Name	Notes	Symbol	Value			Units
			Min.	Typ.	Max.	
Cvm	Bypass Condenser for VM	Cvm	-	10	-	μF
FET1~FET6	Nch Power MOS FET	Ciss	-	1200	-	pF
Rg1~Rg6	Gate Resistances of FETs	Rg	-	10	-	Ω
Ro1~Ro3	Output Resistances for Motor Coils	Ro	-	10	-	Ω
Rgs1~Rgs3	Gate-Source Resistances of FETs	Rgs	-	100	-	kΩ
SD1~SD4	Schottky Diode	VF	-	-	0.5	V
ZD1~ZD5	Zener Diode	Vak	-	13	-	V
RS	Motor Current Sensing Resister	RS	-	0.4	-	Ω
Rnf	RS terminal Filtering Resister	Rnf	-	430	-	Ω
Cnf	RS terminal Filtering Condenser	Cnf	-	180	-	pF
Rh1~Rh3	Hall Input Pull-up Resister	Rh	-	10	-	kΩ
Ccp, Cgt	Bypass Condenser for Charge-pump Voltage	Ccp1	-	4.7	-	μF
Cgb	Bypass Condenser for Charge-pump Voltage (Power Loss Hold up of 500mS.)	Ccp2	-	33	-	μF
Cp1~3	Charge-pump Condenser	Cp	-	470	-	nF
Rosc	External Resistance for Oscillator	Rosc	-	15	-	kΩ
PNP	External PNP Tr. for 5V Regulator	hfe	100	-	-	-
RSR	5V Regulator Current Sensing Resistance	RSR	-	10	-	Ω
Creg1	Phase Compensation Condenser for 5V Reg. 1	Creg1	-	1	-	nF
Creg2	Phase Compensation Condenser for 5V Reg. 2	Creg2	-	1	-	nF
Cvcc1	Bypass Condenser for VCC1	Cvcc1	-	10	-	μF
Cvcc2	Bypass Condenser for VCC2	Cvcc2	-	10	-	μF
Cregc	Bypass Condenser for REGC	Cregc	-	10	-	μF
Rfg, Rflt	FG, FLT Output Pull- Up Resistances	Rd	-	100	-	kΩ
Rct1	Current Control input Gain Resistances 1	Rct1	-	2	-	kΩ
Rct2	Current Control input Gain Resistances 2	Rct2	-	0.5	-	kΩ
Rcl	Current Control Off Time Resistance	Rcl	2.5	-	-	kΩ
Rcin	Current Control input Impedance Compensation	Rci	-	0.03	-	kΩ

M63155FP

External Parts Name	Notes	Symbol	Value			Units
			Min.	Typ.	Max.	
Ccl	Current Control Off Time Condenser	Ccl	-	440	-	pF
Rpwm	PWM Input Pull-resistance	Rpwm	-	100	-	k Ω

*Note 10: This parameters are calculated values.


Package Outline

52P9Y-K

(MMP)

Plastic 52pin 450mil HSSOP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
HSSOP52-P-450-0.65	-	-	Cu Alloy



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	2.2
A1	0	0.1	0.2
A2	-	2.0	-
b	0.22	0.27	0.32
c	0.23	0.25	0.3
D	17.3	17.5	17.7
E	8.2	8.4	8.6
e	-	0.65	-
HE	11.63	11.93	12.23
L	0.3	0.5	0.7
L1	-	1.765	-
Z	-	0.625	-
Z1	-	-	0.775
x	-	-	0.12
y	-	-	0.1
theta	0°	-	10°
b2	-	0.5	-
e1	-	11.43	-
l2	1.27	-	-

RENESAS Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
-



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001