

HAT3021R


Silicon N/P Channel Power MOS FET Power Switching

REJ03G0415-0200 Rev.2.00 Oct.06.2004

Features

- Capable of 4.5 V gate drive
- Low drive current
- High density mounting

Outline



Absolute Maximum Ratings

 $(Ta = 25^{\circ}C)$

| ltem | Symbol | Ra | l lmi4 | |
|--|-----------------------------|-------------|--------|------|
| | | Nch | Pch | Unit |
| Drain to source voltage | V_{DSS} | 80 | -80 | V |
| Gate to source voltage | V_{GSS} | ±20 | ±20 | V |
| Drain current | I _D | 3.4 | -2.6 | А |
| Drain peak current | I _{D(pulse)} Note1 | 20.4 | -15.6 | А |
| Body-drain diode reverse drain current | I_{DR} | 3.4 | -2.6 | А |
| Channel dissipation | Pch Note2 | 1.5 | 1.5 | W |
| Channel temperature | Tch | 150 | | °C |
| Storage temperature | Tstg | -55 to +150 | | °C |

Notes: 1. PW \leq 10 μ s, duty cycle \leq 1 %

2. 1 Drive operation; When using the glass epoxy board (FR4 40 x 40 x 1.6 mm), PW \leq 10s

Electrical Characteristics

 $(Ta = 25^{\circ}C)$

• N Channel

| Item | Symbol | Min | Тур | Max | Unit | Test Conditions |
|-----------------------------------|---------------------|-----|------|------|------|---|
| Drain to source breakdown voltage | $V_{(BR)DSS}$ | 80 | _ | _ | V | $I_D = 10 \text{ mA}, V_{GS} = 0$ |
| Gate to source breakdown voltage | $V_{(BR)GSS}$ | ±20 | _ | _ | V | $I_G = \pm 100 \ \mu A, \ V_{DS} = 0$ |
| Gate to source leak current | I _{GSS} | 1 | _ | ± 10 | μΑ | $V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$ |
| Zero gate voltage drain current | I _{DSS} | _ | _ | 1 | μΑ | $V_{DS} = 80 \text{ V}, V_{GS} = 0$ |
| Gate to source cutoff voltage | $V_{GS(off)}$ | 1.0 | _ | 2.5 | V | $V_{DS} = 10 \text{ V}, I_D = 1 \text{ mA}$ |
| Static drain to source on state | R _{DS(on)} | _ | 90 | 115 | mΩ | $I_D = 1.7 \text{ A}, V_{GS} = 10 \text{ V}^{\text{Note4}}$ |
| resistance | R _{DS(on)} | _ | 100 | 145 | mΩ | $I_D = 1.7 \text{ A}, V_{GS} = 4.5 \text{ V}^{\text{Note4}}$ |
| Forward transfer admittance | y _{fs} | 4.2 | 7.0 | _ | S | $I_D = 1.7 \text{ A}, V_{DS} = 10 \text{ V}^{\text{Note4}}$ |
| Input capacitance | Ciss | _ | 400 | _ | pF | V _{DS} = 10 V |
| Output capacitance | Coss | _ | 57 | _ | pF | V _{GS} = 0 f = 1 MHz |
| Reverse transfer capacitance | Crss | _ | 24 | _ | pF | |
| Total gate charge | Qg | _ | 7.3 | _ | nC | $V_{DD} = 25 \text{ V}$ |
| Gate to source charge | Qgs | _ | 1.1 | _ | nC | V _{GS} = 10 V I _D = 3.4 A |
| Gate to drain charge | Qgd | _ | 1.3 | _ | nC | |
| Turn-on delay time | t _{d(on)} | _ | 6.0 | _ | ns | $V_{GS} = 10 \text{ V}, I_D = 1.7 \text{ A}$ |
| Rise time | t _r | _ | 4.0 | _ | ns | $V_{DD} \cong 30 \text{ V}$ $R_{L} = 17.6 \Omega$ $Rg = 4.7 \Omega$ |
| Turn-off delay time | t _{d(off)} | | 39 | _ | ns | |
| Fall time | t _f | | 3.5 | _ | ns | |
| Body-drain diode forward voltage | V_{DF} | | 0.83 | 1.08 | V | $IF = 3.4 \text{ A}, V_{GS} = 0^{Note4}$ |
| Body-drain diode reverse recovery | t _{rr} | _ | 30 | _ | ns | IF = 3.4 A, V _{GS} = 0 |
| time | | | | | | $diF/dt = 100 A/\mu s$ |

Notes: 4. Pulse test


• P Channel


| Item | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|---------------------|------|-------|-------|------|---|
| Drain to source breakdown | $V_{(BR)DSS}$ | -80 | _ | _ | V | $I_D = -10 \text{ mA}, V_{GS} = 0$ |
| voltage | | | | | | |
| Gate to source breakdown voltage | $V_{(BR)GSS}$ | ±20 | _ | _ | V | $I_G = \pm 100 \mu\text{A}, V_{DS} = 0$ |
| Gate to source leak current | I_{GSS} | _ | _ | ±10 | μΑ | $V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$ |
| Zero gate voltage drain current | I _{DSS} | _ | _ | -1 | μΑ | $V_{DS} = -80 \text{ V}, V_{GS} = 0$ |
| Gate to source cutoff voltage | $V_{GS(off)}$ | -1.0 | _ | -2.5 | V | $V_{DS} = -10 \text{ V}, I_D = -1 \text{ mA}$ |
| Static drain to source on state | R _{DS(on)} | _ | 165 | 210 | mΩ | $I_D = -1.3 \text{ A}, V_{GS} = -10 \text{ V}^{\text{Note4}}$ |
| resistance | R _{DS(on)} | _ | 200 | 290 | mΩ | $I_D = -1.3 \text{ A}, V_{GS} = -4.5 \text{ V}^{\text{Note4}}$ |
| Forward transfer admittance | y _{fs} | 2.0 | 3.3 | _ | S | $I_D = -1.3 \text{ A}, V_{DS} = -10 \text{ V}^{\text{Note4}}$ |
| Input capacitance | Ciss | _ | 930 | _ | pF | $V_{DS} = -10 \text{ V}$ |
| Output capacitance | Coss | _ | 90 | _ | pF | $V_{GS} = 0$ |
| Reverse transfer capacitance | Crss | _ | 56 | _ | pF | f = 1MHz |
| Total gate charge | Qg | _ | 16 | _ | nC | $V_{DD} = -25 \text{ V}$ |
| Gate to source charge | Qgs | _ | 2.1 | _ | nC | $V_{GS} = -10 \text{ V}$ |
| Gate to drain charge | Qgd | _ | 2.4 | _ | nC | $I_D = -2.6 \text{ A}$ |
| Turn-on delay time | t _{d(on)} | _ | 20 | _ | ns | $V_{GS} = -10 \text{ V}, I_D = -1.3 \text{ A}$ |
| Rise time | t _r | _ | 12 | _ | ns | $V_{DD} \approx -30 \text{ V}$ $R_L = 23.0 \Omega$ $R_g = 4.7 \Omega$ |
| Turn-off delay time | t _{d(off)} | _ | 40 | _ | ns | |
| Fall time | t _f | _ | 5.5 | _ | ns | |
| Body-drain diode forward voltage | V_{DF} | | -0.83 | -1.08 | V | $IF = -2.6 \text{ A}, V_{GS} = 0^{\text{Note4}}$ |
| Body–drain diode reverse recovery time | t _{rr} | _ | 30 | _ | ns | $IF = -2.6 \text{ A}, V_{GS} = 0$ diF/ dt =100A/µs |


Notes: 4. Pulse test

Main Characteristics


N Channel










• P Channel







Package Dimensions



Ordering Information

| Part Name | Quantity | Shipping Container |
|---------------|----------|--------------------|
| HAT3021R-EL-E | 2500 pcs | Taping |

Note: For some grades, production may be terminated. Please contact the Renesas sales office to check the state of production before ordering the product.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com