

# HA16150T/P

## High-Speed Current Mode Push-Pull PWM Control IC

REJ03F0146-0200  
(Previous: ADE-204-071A)  
Rev.2.00  
Jun 15, 2005

### Description

The HA16150 is a high-speed current mode PWM control IC with push-pull dual outputs, suitable for high-reliability, high-efficiency, high-mounting-density isolated DC-DC converter and high-output AC-DC converter control.

The HA16150 can be used in various applications, including push-pull converters and half-bridge, double-forward, and single-forward applications.

The HA16150 incorporates 180-degree phase-inverted push-pull dual outputs, and directly drives a power MOS FET. Operation at a maximum of 1 MHz is possible on an oscillator reference frequency.

The package lineup comprises an ultra-thin surface-mount TSSOP-16 suitable for slim communication system modules, and a general-purpose insertion DILP-6 suitable for characteristics evaluation.

### Features

#### <Maximum Ratings>

- Supply voltage  $V_{CC}$ : 20 V
- Peak output current  $I_{pk-out}$ :  $\pm 1.0$  A
- Operating junction temperature  $T_{jopr}$ :  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$


#### <Electrical Characteristics>

- VREF output voltage  $V_{REF}$ :  $5.0\text{ V} \pm 1\%$
- UVLO start threshold  $V_H$ :  $9.3\text{ V} \pm 0.7\text{ V}$
- UVLO shutdown threshold  $V_L$ :  $8.3\text{ V} \pm 0.7\text{ V}$
- Operating current  $I_{CC}$ : 4 mA typ.
- Standby current  $I_S$ : 150  $\mu\text{A}$  typ.

#### <Functions>

- Soft start (one external timing capacitance)
- Remote on/off control
- Independent dead band time adjustment
- Current limiter adjustment (set drooping characteristic adjustment)
- Push-pull/single-end output switching
- Package lineup: TSSOP-16/DILP-16


## Pin Arrangement



## Pin Functions

Pin No.	Pin Name	Pin Functions
1	INP	Error amplifier non-inverted (+) input
2	INM	Error amplifier inverted (-) input
3	EOUT	Error amplifier output
4	CSLIM	Current limiter level adjustment
5	CS	Current sense signal input
6	RT	Operating frequency setting resistance connection
7	CT	Operating frequency setting capacitance connection
8	SS	Soft start time setting timing capacitance connection
9	SGND	Small signal system ground
10	TDB	Dead band time setting timing capacitance connection
11	OUT1	Power MOS FET driver output 1
12	PGND	Power system ground
13	OUT2	Power MOS FET driver output 2
14	VCC	Supply voltage
15	REMOTE	Remote on/off control
16	VREF	Reference voltage

## Block Diagram



## Absolute Maximum Ratings

(Ta = 25°C)

Item	Symbol	Ratings	Unit	Note
Power supply voltage	Vcc	20	V	
OUT1 output current (peak)	Ipk-out1	±1.0	A	3
OUT2 output current (peak)	Ipk-out2	±1.0	A	3
OUT1 output current (DC)	Idc-out1	±0.1	A	
OUT2 output current (DC)	Idc-out2	±0.1	A	
OUT1 output voltage	Vout1	−0.3 to Vcc	V	
OUT2 output voltage	Vout2	−0.3 to Vcc	V	
INM pin voltage	Vinm	−0.3 to Vcc	V	
REMOTE pin voltage	Vremote	−0.3 to Vcc	V	
REMOTE pin current	Iremote	+0.2	mA	
INP pin voltage	Vinp	−0.3 to Vcc	V	
SS pin voltage	Vss	−0.3 to Vref	V	
RT pin voltage	Vrt	−0.3 to Vref	V	
RT pin current	Irt	−0.2	mA	
CT pin voltage	Vct	−0.3 to Vref	V	
CSLIM pin voltage	Vclim	−0.3 to Vref	V	
EOUT pin voltage	Veout	−0.3 to Vref	V	
VREF pin voltage	Vref	−0.3 to Vref	V	
TDB pin voltage	Vtdb	−0.3 to Vref	V	
CS pin voltage	Vcs	−0.3 to Vref	V	
Operating junction temperature	Tj-opr	−40 to +125	°C	4
Storage temperature	Tstg	−55 to +150	°C	

Notes: 1. Rated voltages are with reference to the GND (SGND, PGND) pin.

2. For rated currents, inflow to the IC is indicated by (+), and outflow by (−).

3. Shows the transient current when driving a capacitive load.

4. HA16150T (TSSOP):  $\theta_{ja} = 250^{\circ}\text{C/W}$

This value is based on actual measurements on a 110% wiring density  
glass epoxy circuit board (55 mm × 45 mm × 1.6 mm).

HA16150P (DILP):  $\theta_{ja} = 124^{\circ}\text{C/W}$

## Electrical Characteristics

(Ta = 25°C, Vcc = 12 V, Fosc = 100 kHz)

	Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Supply	Start threshold	VH	8.6	9.3	10.0	V	
	Shutdown threshold	VL	7.6	8.3	9.0	V	
	UVLO hysteresis	dV <sub>UVL</sub>	0.7	1.0	1.3	V	
	Start-up current	I <sub>s</sub>	100	150	250	μA	Vcc = 8V
	Operating current	I <sub>cc</sub>	–	4	6	mA	V <sub>inm</sub> = 1.0V, V <sub>inp</sub> = 1.25V, V <sub>cs</sub> = 0V
	Vcc zenner shunt voltage	V <sub>z</sub>	21.2	22.2	23.2	V	I <sub>cc</sub> = 10mA
	Vz temperature stability	dV <sub>z</sub> /dT <sub>a</sub>	–	4.5	–	mV/°C	I <sub>cc</sub> = 10mA * <sup>1</sup>
VREF	Output voltage	V <sub>ref</sub>	4.95	5.0	5.05	V	I <sub>ref</sub> = –1mA
	Line regulation	V <sub>ref-line</sub>	–	5	20	mV	Vcc = 11V to 18V
	Load regulation	V <sub>ref-load</sub>	–	5	20	mV	I <sub>ref</sub> = –1mA to –20mA
	Temperature stability	dV <sub>ref</sub> /dT <sub>a</sub>	–	80	–	ppm/°C	T <sub>a</sub> = –40 to 125°C
Oscillator	Oscillator frequency	fosc	88	100	112	kHz	Measured at OUT1 and OUT2 RT = 27kΩ, CT = 1000pF
	Temperature stability	dfosc/dT <sub>a</sub>	–	±0.1	–	%/°C	T <sub>a</sub> = –40 to 125°C * <sup>1</sup>
PWM Comparator	High voltage	V <sub>th</sub>	–	3.0	–	V	DC * <sup>1</sup>
	Low voltage	V <sub>tl</sub>	–	2.0	–	V	DC * <sup>1</sup>
	Differential voltage	dV <sub>t</sub>	–	1.0	–	V	DC * <sup>1</sup>
Error amplifier	Input bias current	I <sub>fb</sub>	–1	–	+1	μA	
	Open loop gain	A <sub>v</sub>	–	70	–	dB	f = 1.0kHz * <sup>1</sup>
	EOUT sink current	I <sub>snk-eout</sub>	–	3.0	–	mA	V <sub>eout</sub> = 1.1V * <sup>1</sup>
	EOUT source current	I <sub>src-eout</sub>	–	–0.4	–	mA	V <sub>eout</sub> = 3.0V * <sup>1</sup>
	Low voltage	V <sub>ol-eout</sub>	–	0.8	1.1	V	EOUT : Open
	High voltage	V <sub>oh-eout</sub>	4.7	5.0	–	V	EOUT : Open
Current sense	Voltage gain	A <sub>vcs</sub>	2.85	3.00	3.15	V/V	
	Delay to output	t <sub>d-cs</sub>	–	150	230	ns	
	Leading edge blanking time	t <sub>bl</sub>	–	65	–	ns	* <sup>1</sup>
	Leading edge blanking disable voltage	V <sub>bl-off</sub>	1.3	1.4	1.5	V	Measured pin : EOUT
Remote	On threshold voltage	V <sub>on</sub>	1.40	–	–	V	* <sup>1</sup>
	Off threshold voltage	V <sub>off</sub>	–	–	3.00	V	* <sup>1</sup>
	Sink current	I <sub>remote</sub>	60	90	120	μA	V <sub>remote</sub> = 4V
Soft start	Source current	I <sub>ss</sub>	–7.0	–5.0	–3.0	μA	V <sub>ss</sub> = 1V

Note: 1. Reference values for design.

## Electrical Characteristics (cont.)


(Ta = 25°C, Vcc = 12 V, Fosc = 100 kHz)

	Item	Symbol	Min	Typ	Max	Unit	Test Conditions
OUT1	Minimum duty cycle	Dmin-out1	–	–	0	%	Veout = 0V
	Maximum duty cycle	Dmax-out1	48	49	–	%	TDB : OPEN
	Rise time	tr-out1	–	30	65	ns	CL = 1000pF
	Fall time	tf-out1	–	30	65	ns	CL = 1000pF
	Low voltage	Vol1-out1	–	0.05	0.2	V	Iout = 20mA
		Vol2-out1	–	0.5	2.0	V	Iout = 200mA (pulse)
	High voltage	Voh1-out1	11.5	11.9	–	V	Iout = –20mA
		Voh2-out1	10.0	11.0	–	V	Iout = –200mA (pulse)
OUT2	Minimum duty cycle	Dmin-out2	–	–	0	%	Veout = 0V
	Maximum duty cycle	Dmax-out2	48	49	–	%	TDB : OPEN
	Rise time	tr-out2	–	30	65	ns	CL = 1000pF
	Fall time	tf-out2	–	30	65	ns	CL = 1000pF
	Low voltage	Vol1-out2	–	0.05	0.2	V	Iout = 20mA
		Vol2-out2	–	0.5	2.0	V	Iout = 200mA (pulse)
	High voltage	Voh1-out2	11.5	11.9	–	V	Iout = –20mA
		Voh2-out2	10.0	11.0	–	V	Iout = –200mA (pulse)
Dead-band time	Dead-band time	tdb0	–	60	–	ns	TDB : OPEN * <sup>1</sup>
		tdb	–	140	–	ns	Ctdb = 47pF * <sup>1</sup>


Note: 1. Reference values for design.

# Timing Diagram

## 1. Start-up Timing




## 2. Current Sense






### 3. Soft Start




#### 4. Leading Edge Blanking




## 5. Push-Pull/Single-End Switching

(1) Push-pull operation: Leave the TDB pin open or connect a capacitance to GND



(2) Single-end operation: Perform pull-up connection of the TDB pin to the VREF pin



## Functional Description

### 1. UVL Circuit

The UVL circuit monitors the Vcc voltage and halts operation of the IC in the event of a low voltage.

The voltage for detecting Vcc has a hysteresis characteristic, with 9.3 V as the start threshold and 8.3 V as the shutdown threshold.

When the IC has been halted by the UVL circuit, control is performed to fix driver circuit output low, halt VREF output and the oscillator, and reset the soft start circuit.




Figure 1

### 2. Remote ON/OFF Circuit

A remote on/off control function is incorporated, enabling the IC to be halted without cutting the supply voltage by pulling the REMOTE pin up to 3.0 V or higher.

This function halts VREF output and driver output.

At this time the IC enters Remote-OFF mode and IC current dissipation can be decreased. This function can thus be used for power management, etc.


When remote off control is performed, the soft start circuit is also reset, and therefore a soft start is effected when restarting, preventing overshoot.

If the remote on/off control function is not used, the REMOTE pin should be permanently pulled down to GND with a resistance of about 100 kΩ.

### 3. Soft Start Circuit

This function gradually increases the pulse width of the OUT pin from 0% duty at start-up to prevent a sudden increase in the pulse width that may cause problems such as transient stress on external parts or overshoot of the secondary-side output voltage.

The soft start time can easily be set with a single external capacitance.



**Figure 2**

Soft start time  $t_{ss}$  is determined by SS pin connection capacitance  $C_{ss}$  and an internal constant, and can be estimated using the equation shown below.

Soft start time  $t_{ss}$  is the time until the first pulse is output to the driver output OUT pin after VREF starts up following UVLO release.

This is equivalent to the time until the SS pin voltage reaches IC-internal SS comparator reference voltage VTL (1.1 V), and can be calculated using the approximate equation shown below.

Soft start time  $t_{ss}$  when  $C_{ss}$  is 1000pF is given by the following equation.


$$t_{ss} = \frac{C_{ss} \times V_{TL}}{I_{ss}} = \frac{1000 [\text{pF}] \times 1.1 [\text{V}]}{5 [\mu\text{A}]} \\ \approx 220 [\mu\text{s}]$$

\*  $I_{ss}$ : SS pin source current, 5  $\mu\text{A}$  typ.

#### 4. Dead Band Generation Circuit

"Dead band" refers to the time when both push-pull dual outputs are off.

By setting the dead band time arbitrarily, it is possible to configure a system in which the dual outputs are never on simultaneously with respect to input and load variations.



**Figure 3**

Dead band time  $t_{db}$  is determined by TDB pin connection capacitance  $C_{db}$  and an internal constant, and can be estimated using the equation shown below.

Even when the TDB pin is open, the dead band time does not become zero due to floating capacitance of the IC package, etc. This dead band time is designated  $t_{db0}$ .

Dead band time  $t_{db}$  when  $C_{db}$  is 47 pF is given by the following equation.

$$\begin{aligned}
 t_{db} &= t_{db0} + \frac{C_{db} \times V_{th}}{I_{db}} = t_{db0} + \frac{47 \text{ [pF]} \times 0.5 \text{ [V]}}{300 \text{ [\mu A]}} \\
 &= 60 \text{ [ns]} + 78 \text{ [ns]} \\
 &= 138 \text{ [ns]}
 \end{aligned}$$

\*  $I_{db}$ : TDB pin source current, 300  $\mu\text{A}$  typ.

\*  $V_{th}$ : IC-internal TDB comparator reference voltage

## 5. Operating Frequency

The operating frequency is adjusted by means of CT and RT.

Adjustment examples are shown in the graph below. This graph shows driver output operating frequencies. The reference operating frequency generated at the CT pin is twice the driver output frequency.

The driver output operating frequency can be estimated using the approximate equation shown below.

This is only an approximate equation, and the higher the frequency, the greater will be the degree of error of the approximate equation due to the effects of CT pin voltage overshoot, undershoot and so forth.

When the operating frequency is adjusted, it is essential to confirm operation using the actual system.

$$\begin{aligned}
 f_{osc} &= \frac{8}{3 \times CT \times RT} = \frac{8}{3 \times C6 \times R7} \\
 &= \frac{8}{3 \times 470 \text{ [pF]} \times 27 \text{ [k}\Omega\text{]}} \\
 &= 210 \text{ [kHz]}
 \end{aligned}$$





Figure 4

## 6. Current Limiter Level

The drooping characteristic of the power supply output can be adjusted by adjusting the CSLIM pin voltage.


For example, the drooping characteristic can easily be adjusted, as shown in the figure below, by setting VREF to a divided value with resistances R1 and R2 and connecting adjustment resistance Rx in parallel to R2.



**Figure 5 CSLIM Peripheral Circuit**

The graph below shows examples of power supply output drooping characteristic adjustment in a push-pull converter.



As shown in this graph, the point at which the power supply output current limit begins to be applied can be adjusted by adjustment of the CSLIM pin voltage.




**Figure 6 Adjustment of Power Supply Output Drooping Characteristic**




## Characteristic Curves







Power Supply Current vs. Power Supply Voltage (Clamp Zener Voltage) Characteristics



VREF Output Voltage vs. REMOTE Pin Voltage Characteristics








## Application Circuit Example

The following diagram shows a sample application circuit for a push-pull converter with a 48 V input voltage, 3.3 V output voltage, and 10 A output current.





## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

#### **Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### **Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

#### **Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

#### **Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

#### **Renesas Technology (Shanghai) Co., Ltd.**

Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China  
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

#### **Renesas Technology Singapore Pte. Ltd.**

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001