

PRELIMINARY PRODUCT SPECIFICATION

# **Z88C00**

CMOS SUPER8® ROMLESS MCU

#### **FEATURES**

- Full Super8 Instruction Set
- 1.2 micron CMOS technology
- Available in 44-, 48-, and 68-pin packages
- Multiply and Divide instructions, Boolean and BCD operations
- 325 byte registers, including 272 general-purpose registers, and 53 mode and control registers
- Addresses up to 128 Kbytes of external program and data memory
- Two register pointers allow 600 nsec access time
- Direct Memory Access (DMA)
- Two 16-bit counter/timers with 8-bit prescalers
- Up to 32 bit-programmable and byte-programmable I/O lines, with two handshake channels

- Interrupt structure supports:
  - 27 interrupt sources
  - 16 interrupt vectors
  - 8 interrupt levels
  - Servicing capabilities in 600 nsec
- Full-duplex UART with special features
- On-chip oscillator
- DC to 25 MHz operating frequency
- Two modes: STOP and HALT
- Low power consumption (<250 mW)</p>
- Full pin-for-pin compatibility with NMOS Super8
- Watch-Dog Timer
- Optional Demultiplexed Z-BUS®

#### **GENERAL DESCRIPTION**

The CMOS Super8\* offers new flexibility and sophistication in 8-bit microcontrollers. The Super8 offers all the features necessary for industrial, consumer, and automotive applications with an enhanced feature set in CMOS technology. At the same time, the CMOS Super8 retains full pin-for-pin compatibility with the NMOS Super8. Available in 48-pin DIP, and 44-, 68-pin PLCC, the CMOS Super8 is the last word in general purpose controllers.

The Super8 features a full-duplex, Universal Asynchronous Receiver/Transmitter (UART) with on-chip baud rate generator, on-chip oscillator, two 16-bit counter/timers each with an 8-bit prescaler, a Direct Memory Access controller (DMA), Watch-Dog Timer (WDT), STOP and HALT modes.

Incorporated in the new CMOS Super8 is an option for a de-multiplexed external memory interface bus. In demultiplexed mode, Ports 0 and 4 function as address ports, with PORT 1 as data bus. PORT 4 drives the lower address bits and PORT 0 drives the upper address bits, when both ports are configured as external memory interface. This gives the user more addressing flexibility. This option is externally controlled by the de-mux pin on the 68-pin PLCC package, it is a bonding option on the 48-pin DIP package and is not supported on the 44-pin PLCC.

Finally, by adding the enhanced features of WDT, STOP and HALT modes, and more versatile counter/timers, the CMOS Super8 can fit easily into more complex function applications where a general-purpose microcontroller is a necessity.

### **GENERAL DESCRIPTION** (Continued)


Figure 1 is the functional block diagram of Z88C00. The device is housed in a 48-pin DIP (Figure 2), a 68-pin PLCC package (Figure 3) and a 44-pin PLCC package (Figure 4). The pin functions of the Z88C00 are shown in Figure 5.

#### Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

| Connection | Circuit         | Device          |
|------------|-----------------|-----------------|
| Power      | V <sub>oo</sub> | V <sub>DD</sub> |
| Ground     | GND             | V <sub>ss</sub> |



\* Only when used as demux'ed external memory bus.

Figure 1. Functional Block Diagram




Figure 2. 48-Lead DIP Package

Table 1. 48-Lead DIP Pin Assignments

| Pin#  | Symbol          | Function                     | Direction |
|-------|-----------------|------------------------------|-----------|
| 1-8   | P10-17          | Port 1, pins 0,1,2,3,4,5,6,7 | In/Output |
| 9-10  | P24-25          | Port 2, pins 4,5             | In/Output |
| 11    | V <sub>cc</sub> | Power Supply                 | Input     |
| 12    | XTAL2           | Crystal Oscillator           | Output    |
| 13    | XTAL1           | Crystal Oscillator           | Input     |
| 14-17 | P44-47          | Port 4, pins 4,5,6,7         | In/Output |
| 18    | P22             | Port 2, pin 2                | In/Output |
| 19-20 | P32-33          | Port 3, pins 2,3             | In/Output |
| 21-23 | P23-21          | Port 2, pins 3,0,1           | In/Output |
| 24-25 | P31-30          | Port 3, pins 1,0             | In/Output |
| 26-27 | P26-27          | Port 2, pins 6,7             | In/Output |

| Pin#  | Symbol | Function                     | Direction |
|-------|--------|------------------------------|-----------|
| 28-29 | P37-36 | Port 3, pins 7,6             | In/Output |
| 30    | /RESET | RESET                        | Input     |
| 31    | R//W   | READ/WRITE                   | Output    |
| 32-33 | P43-42 | Port 4, pins 3,2             | In/Output |
| 34    | GND    | Ground                       | Input     |
| 35-36 | P41-40 | Port 4, pins 1,0             | In/Output |
| 37    | /DS    | Data Strobe                  | Output    |
| 38    | /AS    | Address Strobe               | Output    |
| 39-40 | P35-34 | Port 3, pins 5,4             | In/Output |
| 41-48 | P07-00 | Port 0, pins 7,6,5,4,3,2,1,0 | In/Output |

### **GENERAL DESCRIPTION (Continued)**




Figure 3. 68-Lead PLCC Package

Table 2. 68-Lead PLCC Pin Assignments

| Pin #                            | Symbol  | Function   | Direction   | Pin#                                | Symbol   | Function  | Direction   |
|----------------------------------|---|--|---|-------------------------------------|--|---|---|
| 1<br>2-7<br>8-10<br>11<br>12     | NC<br>P10-15<br>NC<br>V <sub>cc</sub><br>De-Mux               | Not Connected<br>Port 1, pins 0,1,2,3,4,5<br>Not Connected<br>Power Supply<br>De-multiplex Pin     | In/Output<br>Input<br>Input                       | 37<br>38-39<br>40-41<br>42<br>43-44 | P30<br>P26-27<br>P37-36<br>/RESET<br>NC          | Port 3, pin 0<br>Port 2, pins 6,7<br>Port 3, pins 7,6<br>RESET<br>Not Connected         | In/Output<br>In/Output<br>In/Output<br>Input        |
| 13-14<br>15-16<br>17<br>18<br>19 | P16-17<br>P24-25<br>V <sub>cc</sub><br>GND<br>V <sub>cc</sub> | Port 1, pins 6,7<br>Port 2, pins 4,5<br>Power Supply<br>Ground<br>Power Supply                     | In/Output<br>In/Output<br>Input<br>Input<br>Input | 45<br>46-47<br>48-49<br>50-51<br>52 | R//W<br>P43-42<br>GND<br>P41-40<br>/DS           | READ/WRITE Port 4, pins 3,2 Ground Port 4, pins 1,0 Data Strobe                         | Output<br>In/Output<br>Input<br>In/Output<br>Output |
| 20<br>21<br>22-25<br>26-27<br>28 | XTAL2<br>XTAL1<br>P44-47<br>NC<br>P22                         | Crystal Oscillator<br>Crystal Oscillator<br>Port 4, pins 4,5,6,7<br>Not Connected<br>Port 2, pin 2 | Output<br>Input<br>In/Output<br>In/Output         | 53<br>54-55<br>56-57<br>58<br>59-61 | /AS<br>P43-42<br>P07-06<br>V <sub>cc</sub><br>NC | Address Strobe<br>Port 4, pins 3,2<br>Port 0, pins 7,6<br>Power Supply<br>Not Connected | Output<br>In/Output<br>In/Output<br>Input           |
| 29<br>30-31<br>32-34<br>35       | NC<br>P32-33<br>P23-21<br>P31                                 | Not Connected Port 3, pins 2,3 Port 2, pins 3,0,1 Port 3, pin 1 Not Connected                      | In/Output<br>In/Output<br>In/Output               | 62-65<br>66<br>67<br>68             | P05-02<br>GND<br>NC<br>GND                       | Port 0, pins 5,4,3,2<br>Ground<br>Not Connected<br>Ground                               | In/Output<br>Input<br>Input                         |




Figure 4. 44-Lead PLCC Package

Table 3. 44-Lead PLCC Pin Identification

| Pin#  | Symbol   | Function                 | Direction | Pin # | Symbol          | Function                 | Direction |
|-------|----------|--------------------------|-----------|-------|-----------------|--------------------------|-----------|
| 1-6   | P10-15   | Port 1, pins 0,1,2,3,4,5 | In/Output | 23-24 | P31-30          | Port 3, pins 1,0         | In/Output |
| 7     | NC       | Not Connected            |           | 25-26 | P26-27          | Port 2, pins 6,7         | In/Output |
| 8-9   | P16-17   | Port 1, pins 6,7         | In/Output | 27-28 | P37-36          | Port 3, pins 7,6         | In/Output |
| 10-11 | P24-25   | Port 2, pins 4,5         | In/Output | 29    | /RESET          | Reset                    | Input     |
| 12    | $V_{cc}$ | Power Supply             | Input     | 30    | R//W            | Read/Write               | Output    |
| 13    | GŇD      | Ground                   | Input     | 31    | GND             | Ground                   | Input     |
| 14    | XTAL2    | Crystal Oscillator       | Output    | 32    | /DS             | Data Strobe              | Output    |
| 15    | XTAL1    | Crystal Oscillator       | Input     | 33    | /AS             | Address Strobe           | Output    |
| 16    | P47      | Port 4, pin 7            | In/Output | 34-35 | P35-34          | Port 3, pins 5,4         | In/Output |
| 17    | P22      | Port 2, pin 2            | In/Output | 36-37 | P07-06          | Port 0, pins 7,6         | In/Output |
| 18-19 | P32-33   | Port 3, pins 2,3         | In/Output | 38    | V <sub>cc</sub> | Power Supply             | Input     |
| 20-22 | P23-21   | Port 2, pins 3,0,1       | In/Output | 39-44 | PÕ5-00          | Port 0, pins 5,4,3,2,1,0 | In/Output |

### **GENERAL DESCRIPTION (Continued)**




Figure 5. Pin Functions

#### **ARCHITECTURE**

The Super8 architecture includes 325 byte wide internal registers. 268 of these are available for general purpose use; the remaining 57 provide control and mode functions.

The instruction set is specially designed to deal with this large register set. It includes a full complement of 8-bit arithmetic and logical operations, including multiply and divide instructions and provisions for BCD operations. Addresses and counters can be incremented and decremented as 16-bit quantities. Rotate, shift, and bit manipulation instructions are provided. Three new instructions support threaded-code languages.

The UART is a full-function multipurpose asynchronous serial channel with many premium features.

The 16-bit counters can operate independently or be cascaded to perform 32-bit counting and timing opera-

tions. The DMA controller handles transfers to and from the register file or memory. DMA can use the UART or one of two ports with handshake capability.

All input pins on the Super8 will be provided with weak latches. Weak latches on inputs prevent them from floating which is highly desirable in STOP or HALT mode to reduce standby current as well as in normal operating mode to reduce unnecessary current flow and to eliminate noise on a floating input.

Weak latches on inputs are automatically disabled when the corresponding output is configured as open drain.

The architecture appears in the block diagram (Figure 1).

#### **PIN DESCRIPTIONS**

The Super8 connects to external devices via the following TTL-compatible pins:

/AS Address Strobe (output, active Low). AS is pulsed Low once the beginning of each machine cycle. The rising edge indicates that addresses R/W and DM, when used are valid.

/DS Data Strobe (output, active Low). DS provides timing for data movement between the address/data bus and external memory. During write cycles, data outputs is valid at the leading edge of DS. During read cycles, data input must be valid prior to the trailing edge of DS.

P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, Port I/O Lines (input/output). These 40 lines are divided into five 8-bit I/O ports that can be configured under program control for I/O or external memory interface.

Port 1 is dedicated as a multiplexed address/data port or as a data bus alone in de-multiplexed mode, and Port 0 pins can be assigned as additional address lines; Port 0 non-address pins may be assigned as I/O.

Ports 2 and 3 can be assigned on a bit-for-bit basis as general I/O or interrupt lines. They can also be used as special-purpose I/O lines to support the UART, counter/timers, or handshake channels.

Port 4 is used for general I/O or as the lower address byte in de-mux mode.

During RESET, all port pins are configured as inputs (high impedance) except for Port 1 and Port 0. Port 1 is configured as a multiplexed address/data bus, and Port 0 pins P00-P04 are configured as address out, while pins P05-P07 are configured as inputs.

/RESET (Input, active Low). Reset initializes and starts the Super8. When it is activated, it halts all processing; when it is deactivated, the Super8 begins processing at address 0020H.

R//W Read/Write (output). R/W determines the direction of data transfer for external memory transactions. It is Low when writing to program memory or data memory, and High for everything else.

XTAL1, XTAL2 (Crystal oscillator input). These pins connect a parallel resonant crystal or an external clock source to the on-board clock oscillator and buffer.

#### REGISTERS

The Super8 contains a 256-byte internal register space. However, by using the upper 64 bytes of the register space more than once, a total of 325 registers are available.

Registers from 00 to BF are used only once. They can be accessed by any register command. Register addresses CO to FF contain two separate sets of 64 registers. One set, called control registers, can only be accessed by register direct commands. The other can only be addressed by register indirect, indexed, stack, and DMA commands.

The uppermost 32 register direct registers (E0 to FF) are further divided into two bands (0 and 1), selected by Bank Select bit in the Flag register. When a Register Direct command accesses a register between E0 and FF, it looks at the Bank Select bit in the Flag register to select one of the banks.

The register space is shown in Figure 6.




Figure 6. Super8 Registers

#### Working Register Window

Control registers R214 and R215 are the register pointers RPO and RP1. They each define a moveable, 8-register section of the register space. The registers within these spaces are called working registers.


Working registers can be accessed using short 4-bit addresses. The process, shown in a section of Figure 7, works as follows:

- The high order bit of the 4-bit address selects one of the two register pointers (0 selects RPO; 1 selects RP1).
- The five high order bits in the register pointer select an 8 register (contiguous) slice of the register space.
- The three low order bits of the 4-bit address selects one of the eight registers in the slice.


The net effect is to concatenate the five bits from the register pointer to the three bits from the address to form an 8-bit address. As long as the address in the register pointer remains unchanged, the three bits from the address will always point to an address within the same eight registers.

The register pointers can be moved by changing the five high bits in control registers R214 for RP9 and R215 for RP1.

The working registers can also be accessed by using full 8-bit addressing. When an 8-bit logical address in the range 192 to 207 (CO to CF) is specified, the lower nibble is used similarly to the 4-bit addressing described above. This is shown in section b. of Figure 7.



a. 4-Bit Addressing



b. 8-Bit Addressing

Figure 7. Working Register Window

### **REGISTERS** (Continued)

Since any direct access to logical addresses 192 to 207 involves the register pointers, the physical registers 192 to 207 can only be accessed when selected by a register pointer. After a reset, RPO points to R192 and RP1 points to R200.

Register List
Table 4 lists the Super8 registers. For more details see Figure 8.

Table 4. Super8 Registers

|              | Address        |       |         |          |                                     |
|--------------|----------------|-------|---------|----------|-------------------------------------|
| Decimal      |                | Hexad | lecimal | Mnemonic | Function                            |
|              | se Registers   | 1     |         |          |                                     |
| 000-192      |                | 00-BF |         | <u>.</u> | General purpose (all address modes) |
| 192-207      |                | CO-CF |         | -        | Working register (direct only)      |
| 192-255      |                | C0-FF |         |          | General purpose (indirect only)     |
| lode and Cor | ntrol Register | S     |         |          |                                     |
| 208          |                | D0    |         | P0       | Port 0 I/O bits                     |
| 209          |                | D1    |         | P1       | Port 1 (I/O only)                   |
| 210          |                | D2    |         | P2       | Port 2                              |
| 211          |                | D3    |         | P3       | Port 3                              |
| 212          |                | D4    |         | P4       | Port 4                              |
| 213          |                | D5    |         | FLAGS    | System Flags Register               |
| 214          |                | D6    |         | RP0      | Register Pointer 0                  |
| 215          |                | D7    |         | RP1      | Register Pointer 1                  |
| 216          |                | D8    |         | SPH      | Stack Pointer Low Byte              |
| 217          |                | D9    |         | SPL      | Stack Pointer High Byte             |
| 218          |                | DA    |         | IPH      | Instruction Pointer High Byte       |
| 219          |                | DB    |         | IPL      | Instruction Pointer Low Byte        |
| 220          |                | DC    |         | IRQ      | Interrupt Request                   |
| 221          | •              | DD    |         | IMR      | Interrupt Mask Register             |
| 222          |                | DE    |         | SYM      | System Mode                         |
| 223          |                | DF    |         | ·HMR     | Halt Mode Register                  |
| 224          |                | E0    | Bank 0  | COCT     | CTR 0 Control                       |
| /            |                |       | Bank 1  | COM      | CTR 0 Mode                          |
| 225          |                | E1    | Bank 0  | C1CT     | CTR 1 Control                       |
| 220          |                |       | Bank 1  | C1M      | CTR 1 Mode                          |
| 226          |                | E2    | Bank 0  | COCH     | CTR 0 Capture Register, bits 8-15   |
|              |                |       | Bank 1  | COTCH    | CTR 0 Timer Constant, bits 8-15     |
| 227          |                | E3    | Bank 0  | COCL     | CTR 0 Capture Register, bits 0-7    |
| 221          |                | _0    | Bank 1  | COTCL    | CTR 0 Time Constant, bits 0-7       |
| 228          |                | E4    | Bank 0  | C1CH     | CTR 1 Capture Register, bits 8-15   |
| 220          |                | L.T   | Bank 1  | C1TCH    | CTR 1 Time Constant, bits 8-15      |
| 229          |                | E5    | Bank 0  | C1CL     | CTR 1 Capture Register, bits 0-7    |
| 220          |                |       | Bank 1  | C1TCL    | CTR 1 Time Constant, bits 0-7       |
| 230          |                | E6    | Bank 0  | CTPRS    | Counter Prescaler                   |
| 230          |                | E6    | Bank 1  | WDTSMR   | Watch-Dog/Stop Mode Register        |
| 235          |                | EB    | Bank 0  | UTC      | UART Transmit Control               |
| 236<br>236   |                | EC    | Bank 0  | URC      | UART Receive Control                |
| 230          |                | LU    | Daile U |          | 3, 11 11000170 0011101              |

| Ado                | Iress            |        |          | **                                  |
|--------------------|------------------|--------|----------|-------------------------------------|
| Decimal            | Hexad            | ecimal | Mnemonic | Function                            |
| Mode and Control F | Registers (Conti | nued)  |          |                                     |
| 237                | ED               | Bank 0 | UIE      | UART Interrupt Enable               |
| 238                | EE               | Bank 0 | UTI      | Transmit Interrupt Register         |
| 239                | EF               | Bank 0 | UIO      | UART Data                           |
| 240                | F0               | Bank 0 | POM      | Port 0 Mode                         |
|                    |                  | Bank 1 | DCH      | DMA Count, bits 8-15                |
| 241                | F1               | Bank 0 | PM       | Port Mode Register                  |
|                    |                  | Bank 1 | DCL      | DMA Count, bits 0-7                 |
| 244                | F4               | Bank 0 | H0C      | Handshake Channel 0 Control         |
| 245                | F5               | Bank 0 | H1C      | Handshake Channel 1 Control         |
| 246                | F6               | Bank 0 | P4D      | Port 4 Direction                    |
| 247                | F7               | Bank 0 | P4OD     | Port 4 Open Drain                   |
| 248                | F8               | Bank 0 | P2AM     | Port 2/3 A Mode                     |
|                    |                  | Bank 1 | UBGH     | UART Baud Rate Generator, bits 8-15 |
| 249                | F9               | Bank 0 | P2BM     | Port 2/3 B Mode                     |
|                    |                  | Bank 1 | UBGL     | UART Baud Rate Generator, bits 0-7  |
| 250                | FA               | Bank 0 | P2CM     | Port 2/3 C Mode                     |
|                    |                  | Bank 1 | UMA      | UART Mode A                         |
| 251                | FB               | Bank 0 | P2DM     | Port 2/3 D Mode                     |
|                    |                  | Bank 1 | UMB      | UART Mode B                         |
| 252                | FC               | Bank 0 | P2AIP    | Port 2/3 A Interrupt Pending        |
| 253                | FD               | Bank 0 | P2BIP    | Port 2/3 B Interrupt Pending        |
| 254                | FE               | Bank 0 | EMT      | External Memory Timing              |
|                    |                  | Bank 1 | WUMCH    | Wake-up Match Register              |
| 255                | FF               | Bank 0 | IPR      | Interrupt Priority Register         |
|                    |                  | Bank 1 | WUMSK    | Wake-up Mask Register               |

#### MODE AND CONTROL REGISTERS







Figure 8. Mode and Control Registers










Figure 8. Mode and Control Registers (Continued)

### MODE AND CONTROL REGISTERS (Continued)







Figure 8. Mode and Control Registers










Figure 8. Mode and Control Registers (Continued)

### MODE AND CONTROL REGISTERS (Continued)




Figure 8. Mode and Control Registers







Figure 8. Mode and Control Registers (Continued)

### MODE AND CONTROL REGISTERS (Continued)













Figure 8. Mode and Control Registers










Figure 8. Mode and Control Registers (Continued)

#### I/O PORTS

The Super8 has 40 I/O lines arranged into five 8-bit ports. These lines are all TTL-compatible, and can be configured as address/data lines.

Each port has an input register, an output register, and a register address. Data coming into the port is stored in the input register, and data to be written to a port is stored in the output register. Reading a port's register address returns the value in the input register; writing a port's register address loads the value in the output register. If the port is configured for an output, this value will appear on the external pins.

When the CPU reads the bits configured as outputs, the data on the external pins is returned. Under normal output loading, this has the same effect as reading the output register, unless the bits are configured as open-drain outputs.

The ports can be configured as shown in Table 5.

Table 5. Port Configuration

|       | Table 6. Toll Collingulation  |
|-------|---|
| Port  | Configuration Choices   |
| 0     | High address and/or I/O   |
| 1     | Multiplexed Low address/data or data only.  |
| 2 & 3 | Control I/O for UART, handshake channels, and counter/timers; also general I/O and external interrupts. |
| 4     | Low address or general I/O  |

#### Port 0

Port 0 can be configured as an I/O port or an output port for existing external memory, or it can be divided and used as both. The bits configured as I/O can be either all outputs or all inputs; they cannot be mixed. If configured for outputs, they can be push-pull or open-drain type.

Any bits configured for I/O can be accessed via R208. To write to the port, specify R208 as the destination (dst) of an instruction; to read the port, specify R208 as the source (src).

Port 0 bits configured as I/O can be placed under handshake control of handshake channel 1.

Port 0 bits configured as address outputs cannot be accessed via the register, and initially the four lower bits are configured as addresses eight through twelve.

#### Port 1

Port 1 is configured as a byte-wide address/data port, and in de-mux mode it is a dedicated data bus. Additional address lines can be added by configuring Port 0.

#### Ports 2 and 3

Ports 2 and 3 provide external control inputs and outputs for the UART, handshake channels, and counter/timers. The pin assignments appear in Table 6.

Bits not used for control I/O can be configured as general purpose I/O lines and/or external interrupt inputs.

Those bits configured for general I/O can be configured individually for input for output. Those configured for output can be individually for input or output. Those configured for output can be individually configured for open drain or push pull output.

All Port 2 and 3 input pins are Schmitt-triggered.

The port address for Port 2 is R210, and for Port 3 is R211.

Table 6. Pin Assignments for Ports 2 and 3

| Port 2       |                     |   | Port 3                  |  |  |
|--------------|---------------------|---|-------------------------|--|--|
| Bit Function |                     |   | Bit Function            |  |  |
| 0            | UART receive clock  | 0 | UART receive data       |  |  |
| 1            | UART transmit clock | 1 | UART transmit data      |  |  |
| 2            | Reserved            | 2 | Reserved                |  |  |
| 3            | Reserved            | 3 | Reserved                |  |  |
| 4            | Handshake 0 input   | 4 | Handshake 1 input//WAIT |  |  |
| 5            | Handshake 0 output  | 5 | Handshake 1 output//DM  |  |  |
| 6            | Counter 0 input     | 6 | Counter 1 input         |  |  |
| 7            | Counter 0 I/O       | 7 | Counter 1 I/O           |  |  |

#### Port 4

Port 4 can be configured as I/O only, or in de-mux mode as the lower address bus only. Each bit can be configured individually as input or output, with either push-pull or open drain outputs. All Port 4 inputs are Schmitt-triggered.

Port 4 can be placed under handshake control handshake channel 0. It's register address is R212.

Precautions on de-multiplexed Z-BUS® Port 4:

- In de-multiplexed Z-BUS mode Port 4 will be configured as output hence the Port 4 direction register will be ignored.
- Stop mode recovery from Port 4 will be disabled when opted for a de-multiplexed Z-BUS.
- The handshake feature using Port 1 or Port 4 will be disabled when opted for de-multiplexed Z-BUS, since Port 1 and Port 4 are configured by default as memory interface.

#### **UART**

The UART is a full-duplex asynchronous channel. It transmits and receives independently with 5 to 8 bits per character, and has options for even or odd bit parity, and a wake-up feature.

Data can be read into or out of the UART via R239, Bank 0. This single address is able to serve a full duplex channel because it contains two complete 8-bit registers one for the transmitter and the other for the receiver.

# Pins The UART uses the following Port 2 and 3 pins:

| 1 | Port/Pin                 | UART Function  |
|---|--------------------------|--|
|   | 2/0<br>3/0<br>2/1<br>3/1 | Receive Clock<br>Receive Data<br>Transmit Clock<br>Transmit Data |

### Transmitter

When the UART's register address is specified as the destination (dst) of an operation, the data is output on the UART, which automatically adds the start bit, the programmed parity bit, and the programmed number of stop bits. It can also add a wake-up bit if that option is selected.

If the UART is programmed for a 5-, 6-, or 7-bit character, the extra bits in R239 are ignored.

Serial data is transmitted at a rate equal to 1, 1/16, 1/32 or 1/64 of the transmitter clock rate, depending on the programmed data rate. All data is sent out on the failing edge of the clock input.

When the UART has no data to send, it holds the output marking (High). It may be programmed with the Send Break command to hold the output Low (Spacing), which it continues until the command is cleared.

### **UART Transmit Interrupt Register**

The timing for the transmit buffer empty interrupt is software programmable. There are two different interrupt timings selectable with 1 bit.

Option 1: Interrupt is activated at the moment the

contents of the TUIO register are transferred to the Tx FIFO.

Option 2: Interrupt is activated at the moment the last stop bit in the Tx FIFO is sent.

After loading the transmit shift register, UART control generates a buffer empty flag to indicate that TUIO is ready to be filled with new data.

A new flag will indicate when the transmit shift register is empty.

#### **UART** (Continued)

#### D0 of UTI Register

If this bit is zero then a high value of D2 in the UIE register will cause an interrupt on Transmit UIO empty. If this bit is set a high value of D2 in the UIE register will cause an interrupt on transmit shift register empty, that is when the (last) stop bit is transmitted. This bit should be programmed prior to writing to the UIO register. A hardware reset forces this bit to 0.

#### D1 of UTI Register

This flag is set when the transmit shift register is empty and is reset when a new value is loaded into the UIO. This flag will not be set during a send break. A hardware reset forces this bit to 1. This bit is READ only.

#### Receiver

The UART begins receive operation when Receive Enable (URC, bit 0) is set High. After this, a Low on the receive input pin for longer than half a bit time is interpreted as a start bit. The UART samples the data on the input pin in the middle of each clock cycle until a complete byte is assembled. This is placed in the Receive Data register.

The 1X clock mode is selected, external bit synchronization must be provided, and the input data is sampled on the rising edge of the clock.

For character lengths of less than eight bits, the UART inserts ones into the unused bits, and if parity is enabled the parity bit is not stripped. The data bits, extra ones and the parity bits are placed in the UART Data register (UIO).

While the UART is assembling a byte in its input shift register, the CPU has time to service an interrupt and manipulate the data character in UIO.

Once complete character is assembled, the UART checks it and performs the following:

If it is an ASCII control character, the UART sets the Control Character status bit.

It checks the wake-up settings and completes any indicated action.

If parity is enabled, the UART checks to see if the calculated parity matches the programmed parity bit. If they do not match, it sets the parity Error bit in URC (R236, Bank 0), which remains set until reset by software.

It resets the Framing Error bit (URC, bit 4) if the character is assembled without any stop bits. This bit remains set until cleared by software.

Overrun errors occur when characters are received faster than they are read. That is, when the UART has assembled a complete character before the CPU has read current character, the UART sets the Overrun Error bit (URC, bit 3), and the character currently in the receive buffer is lost.

The overrun bit remains set until cleared by software.

#### Address Space

The Super8 can access 64 Kbytes of program memory and 64 Kbytes of data memory. These spaces can be either combined or separate. If separate, they are controlled by the DM line (Port P35), which selects data memory when Low and program memory when High.

Figure 9 shows the system memory space.

#### **CPU Program Memory**

Program memory occupies address 0 to 64K. External program memory is accessed by configuring Ports 0 and/or 1 and/or 4 as the memory interface.

The address/data lines are controlled by AS, DS and R/W.

The first 32 program memory bytes are reserved for interrupt vectors; the lowest address available for user programs is 32 (decimal). This value is automatically loaded into the program counter after a hardware reset. Port 0 can be configured to provide from 0 to 8 additional address lines. Port 1 is used as an 8-bit multiplexed address/data port, or as a data port when in de-mux mode.

### **CPU Data Memory**

The external CPU data memory space, if separated from program memory by the DM optional output, can be mapped anywhere from 0 to 64K (full 16-bit address space). Data memory uses the same address/data but (Port 1) and additional address (chosen from Port 0) as program memory. Data memory is distinguished from program memory by the DM pin (P35), and by the fact that data memory can begin at address 0000H. This feature differs from the Z8.




Figure 9. Program and Data Memory Address Space

#### **INSTRUCTION SET**

The Super8 instruction set is designed to handle its large register set. The instruction set provides a full complement of 8-bit arithmetic and logical operations, including multiply and divide. It supports BCD operations using a decimal adjustment of binary values, and it supports incrementing and decrementing 16-bit quantities for addressing and counters.

It provides extensive bit manipulation, and rotate and shift operations, and it requires no special I/O instructions - the I/O ports are mapped into the register file.

#### Instruction Pointer

A special register called the Instruction Pointer (IP) provides hardware support for threaded-code languages. It consists of register-pair R218 and R219, and it contains memory addresses. The MSB is R218.

Threaded-code languages deal with an imaginary higher-level machine within the existing hardware machine. The IP acts like the PC for that machine. The command NEXT passes control to or from the hardware machine to the imaginary machine, and the commands ENTER and EXIT are imaginary machine equivalents of (real machine) CALLS and RETURNS.

If the commands NEXT, ENTER and EXIT are not used, the IP can be used by the fast interrupt processing, as described in the interrupts section.

#### Flag Register

The flag register (FLAGS) contains eight bits that describe the current status of the Super8. Four of these can be tested and used with conditional jump instructions; two others are used with conditional jump instructions; two others are used for BCD arithmetic, FLAGS also contains the Bank Address bit and the Fast Interrupt Status bit.

The flag bits can be set and reset by instructions.

#### Caution

Do not specify FLAGS as the destination of an instruction that normally affects the flag bits or the result will be unspecified.

The following paragraphs describe each flag bit:

#### **Bank Address**

This bit is used to select one of the register banks (0 or 1) between (decimal) addresses 224 and 255. It is cleared by the SBO instruction and set by the SB1 instruction.

#### Fast Interrupt Status

This bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, this bit inhabits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is fetched.

#### **INSTRUCTION SET** (Continued)

#### Half-Carry

This bit is set to 1 whenever and addition generates a carry out of bit 3, or when a subtraction borrows out of bit 4. This bit is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. This flag, and the Decimal Adjust flag are not usually accessed by users.

#### **Decimal Adjust**

This bit is used to specify what type of instruction was executed last during BCD operations, so a subsequent decimal adjust operation can function correctly. This bit is not usually accessible to programmers, and cannot be used as a test condition.

#### Overflow Flag

This flag is set to 1 when the result of a two's-complement operation was greater than 127 or less than -128. It is also cleared to 0 during logical operations.

#### Sign Flag

Following arithmetic, logical, rotate or shift operations, this bit identifies the state of the MSB of the result. A 0 indicates a positive number and a 1 indicates a negative number.

#### Zero Flag

For arithmetic and logical operations, this flag is set to 1 if the result of the operation is 0.

For operations that test bits in a register, the 0 bit is set to 1 if the result is 0.

For rotate and shift operations, this bit is set to 1 if the result is 0.

#### Carry Flag

This flag is set to 1 if the result from an arithmetic operation generates carry out of, or a borrow into, bit 7.

After rotate and shift operations, it contains the last value shifted out of the specified register. It can be set, cleared, or complemented by instructions.

#### Condition Codes

The flags C, Z, S, and V are used to control the operation of conditional jump instructions.

The opcode of a conditional jump contains a 4-bit field called the condition code (cc). The specific under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal.

The condition code and the meanings are given in Table 7.

| Table 7. Condition Codes and Meanings. |   |                                |  |  |
|--|---|--------------------------------|--|--|
| Mnemonic                               | Flags   | Meaning                        |  |  |
| · F ·                                  | - *.  | Always false                   |  |  |
| -                                      | -   | Always true                    |  |  |
| С                                      | C=1   | Carry                          |  |  |
| NC                                     | C=0   | No carry                       |  |  |
| Z                                      | Z=1   | Zero                           |  |  |
| NZ                                     | Z=0   | Not zero                       |  |  |
| PL                                     | S=0   | Plus                           |  |  |
| MI                                     | S=1   | Minus                          |  |  |
| OV                                     | V=1   | Overflow .                     |  |  |
| NOV                                    | V=0   | No overflow                    |  |  |
| EQ                                     | Z=1   | Equal                          |  |  |
| NE                                     | Z=0   | Not equal                      |  |  |
| GE                                     | (S XOR V)=0   | Greater than or equal          |  |  |
| LT                                     | (S XOR V)=1   | Less than                      |  |  |
| GT ;                                   | -(Z OR (S XOR V))=0   | Greater than                   |  |  |
| LE                                     | (Z OR (S XOR V))=1  | Less than or equal             |  |  |
|  | C=0   | Unsigned greater than or equal |  |  |
| ULT                                    | C=1   | Unsigned less than             |  |  |
| UGT                                    | (C=0 AND Z=0)=1   | Unsigned greater than          |  |  |
| ULE                                    | (C OR Z)=1  | Unsigned less than or equal    |  |  |
|  | Mnemonic  F C NC Z  NZ PL MI OV NOV  EQ NE GE LT GT  LE UGE ULT UGT | Mnemonic   Flags   F           |  |  |

#### Note:

Asterisks(\*) Indicate condition codes that relate to two different mnemonics but test the same flags. For example, Z and EQ are True if the Zero flag is set, but after an ADD instruction, Z would probably be used, while after a CP instruction, EQ would probably be used.

### **INSTRUCTION SET (Continued)**

#### **Addressing Modes**

All operands except for immediate data and condition codes are expressed as register addresses, program memory addresses, or data memory addresses. The addressing modes and the designations are:

- Register (R) Indirect Register (IR)
- Indexed (X)
- Direct (DA)
- Relative (RA)
- Immediate (IM)
- Indirect (IA)

Registers can be addressed by an 8-bit address in the range of 0 to 255. Working registers can also be addressed using 4-bit addresses, where five bits contained in a register pointer (R218 or R219) are concatenated with three bits from the 4-bit address to form an 8-bit address.

Registers can be used in pairs to generate 16-bit program or data memory addresses.

#### Notation and Encoding

The instruction set notations are described in Table 8.

**Table 8. Instruction Set Notations** 

| Symbol | Meaning  | Symbol | Meaning                              |
|--------|--|--------|--------------------------------------|
| r      | Working register (between 0 and 15)              | DA     | Direct address (between 0 and 65535) |
| rb     | Bit of working register                          | RA     | Relative address                     |
| rO     | Bit 0 of working register                        | IM     | Immediate                            |
| R      | Register or working register                     | IML    | Immediate long                       |
| RR     | Register pair or working register pair (Register | dst    | Destination operand                  |
|        | pairs always starton an even-number boundry)     | src    | Source operand                       |
| IA     | Indirect address                                 | @      | Indirect address prefix              |
| lr     | Indirect working register                        | SP     | Stack pointer                        |
| lR     | Indirect register or indirect working register   | PC     | Program counter                      |
| irr    | Indirect working register pair                   | ΙΡ     | Instruction pointer                  |
| IRR    | Indirect register pair or indirect               | FLAGS  | Flags register                       |
|        | working register pair                            | RP     | Register pointer                     |
| X      | Indexed  | #      | Immediate operand prefix             |
| XS     | Indexed, short offset                            | %      | Hexadecimal number prefix            |
| XL     | Indexed, long offset                             | OPC    | Opcode                               |

Functional Summary of Commands
Figure 10 shows the formats followed by a quick reference guide to the commands.

#### One-Byte instructions

| One-Byte instructions  |
|--|
| OPC CCF, DI, EI, ENTER, EXIT, IRET, NEXT, NOP. RCF, RET, SB0, SB1, SCF, WFI            |
|  |
| ds! OPC INC  |
| Two-Byte instructions  |
| OPC dst src LDE, LDE, LDE, LDE, LDC, LDC, LDC, LDC, LDC, LDC, LDC, LDC                 |
| OPC Src dst LDC, LDCPD, LDCPI, LDE, LDEPD, LDEPI                                       |
| OPC dsi CALL, DA, DEC, DECW, INC, INCW, JP, POP, RL, RLC, RR, RRC, SWAP, CLR, SRA, COM |
| OPC Str PUSH, SRP, SRP0, SRP1  |
| OPC dst b 0 BITC, BITR   |
| OPC dst b 11 BIYS  |
| r OPC dst DJHZ   |
| cc OPC dst JR  |
| dst OPC src LD   |
| sre OPC dst LD   |
| Three-Byte instructions  |
| OPC det sro PUSHUD, AND, CP, LD, OR, PUSHUD, PUSHUM, SBC, SUB, TCM, TM, XOR            |
| OPC STC dst OR, POPUD, POPUI, SBC, SUB, TCM, TM, XOR                                   |
| OPC dst b 0 src BAND, BCP, BOR, BXOR, LDB  |
| OPC src. b 11 dst BAND, BOR, BTJRT, BXOR, LDB  |
| OPC src b 0 dst BTJRF  |
| OPC Src dat RA CPIJE, CPIJNE   |
| OPC dst x sre LD, LDC, LDE   |
| OPC Src. x dst LD, LDC, LDE  |
| OPC dst CALL   |
| cc OPC dst JP  |
| Four-Byte Instructions   |
| OPC dst x+0 or1 src src LDC, LDE FOR LDC, x = EVEN                                     |
| OPC src x = 0 or 1 dst dst LDC, LDE FOR LDE, x = ODD                                   |
| OPC dst 0000 src src LDC   |
| OPC Src 0000 dat dat LDC   |
| OPC dst 0001 src src LDE   |
| OPC dst 0001 dst dst LDE   |
| [ one ] [ one ] Inv  |

Figure 10. Instruction Formats

#### **INSTRUCTION SUMMARY**

Note: Assignment of a value is indicated by the symbol "  $\leftarrow$  ". For example:

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)

refers to bit 7 of the destination operand.

| Instruction<br>and Operation          | Mo        | dress<br>de<br>src | Opcode<br>Byte (Hex) | Af | ags<br>fect<br>Z |   | v | D | н | Instruction and Operation                    | Ade<br>Mo<br>dst |         |
|---------------------------------------|-----------|--------------------|----------------------|----|------------------|---|---|---|---|--|------------------|---------|
| ADC dst, src<br>dst←dst + src +C      | †         |                    | 1[]                  | *  | *                | * | - | 0 | * | CLR dst<br>dst←0                             | R                |         |
| ADD dst, src<br>dst←dst + src         | t         |                    | 0[]                  | *  | *                | * | * | 0 | * | COM dst<br>dst←NOT dst                       | R<br>IR          |         |
| AND dst, src<br>dst←dst AND src       | †         |                    | 5[]                  | -  | *                | * | 0 | _ | - | CP dst, src<br>dst - src                     | t                |         |
| BAND dst, src<br>dst←dst AND src      | r0<br>Rb  | Rb<br>r0           | 67<br>67             | -  |                  | 0 | U | - | - | CPIJE if dst - src=0, then PC ←PC+RA         | r                | İr      |
| BCP dst, src<br>dst – src             | r0        | Rb                 | 17                   | -  | *                | 0 | U | - | - | lr ←lr +1                                    |                  |         |
| BITC dst<br>dst-NOT dst               | rb        |                    | 57                   | -  | *                | 0 | U | - | - | <b>CPIJNE</b> if dst - src=0, then PC ←PC+RA | r                | łr      |
| BITR dst<br>dst←0                     | rb        | 77                 | -                    | -  | -                | - | - | - | - | lr`←lr+1<br>DA dst                           | R                |         |
| BITS dst                              | rb        | 77                 | -                    | -  | -                | _ | - | - | - | dst←DA dst                                   | IR               |         |
| dst←0<br>dst←1                        |           |                    |                      |    |                  |   |   |   |   | DEC dst<br>dst←dst - 1                       | R<br>IR          |         |
| BOR dst, src<br>dst←dst OR src        | гО        | rB                 | 07                   | -  | *                | 0 | U |   | - | DECW dst<br>dst←dst - 1                      | RR<br>IR         |         |
| BTJRF<br>dst←0<br>if src=0, PC=PC+dst | RA        | rb                 | 37                   | -  | -                | - | - | - | - | DI<br>SMR(0)←0                               |                  |         |
| BTJRT<br>if src=1, PC=PC+dst          | RA        | rb                 | 37                   | -  | -                | - | - | _ |   | DIV dst, src<br>dst÷src<br>dst (Upper)←      | RR<br>RR         | R<br>IR |
| BXOR dst, src<br>dst←dst XOR src      | r0        | Rb                 | 27                   | -  | *                | 0 | U | - | - | Quotient<br>dst (Lower)←<br>Remainder        | RR               | IN      |
| CALL dst<br>SP←SP - 2                 | DA<br>IRR |                    | F6<br>F4             | -  | -                | - | - | - | - | DJNZ r, dst                                  | RA               |         |
| @SP←PC,<br>PC←dst                     | iA        |                    | D4                   |    |                  |   |   |   |   | r←r - 1<br>if r = 0<br>PC←PC+dst             |                  |         |
| CCF<br>C←NOT C                        |           |                    | EF                   | *  | -                | - | - | - | - | EI<br>SMR(0)                                 |                  |         |

| Instruction and Operation   | Ad<br>Mo | dress<br>de | Opcode<br>Byte (Hex) |   | ags<br>fect |   |   |   |   |
|---|----------|-------------|----------------------|---|-------------|---|---|---|---|
| • .   | dst      | src         |                      | С | Z           | S | ٧ | D | Н |
| CLR dst<br>dst←0  | R<br>IR  |             | B0<br>B1             | - | -           | - | - | - | - |
| COM dst<br>dst←NOT dst  | R<br>IR  |             | 60<br>61             | - | *           | * | 0 | - | - |
| CP dst, src<br>dst - src  | t        |             | A[ ]                 | * | *           | * | * | - | - |
| CPIJE if dst - src=0, then PC ←PC+RA Ir ←Ir +1                                  | r        | Ιτ          | C2                   | - | -           | - | - | - | ~ |
| CPIJNE if dst - src=0, then PC ←PC+RA Ir ←Ir +1                                 | r        | łr          | D2                   | - | -           | - | - | - | - |
| DA dst<br>dst←DA dst  | R<br>IR  |             | 40<br>41             | * | *           | * | Ü | - | - |
| DEC dst<br>dst←dst - 1  | R<br>IR  |             | 00<br>01             | - | *           | * | * | - | - |
| DECW dst<br>dst←dst - 1   | RR<br>IR |             | 80<br>81             | - | *           | * | * | - | - |
| DI<br>SMR(0)←0  |          |             | 8F                   | - | -           | - | - | - | - |
| DIV dst, src<br>dst÷src<br>dst (Upper)←<br>Quotient<br>dst (Lower)←             | RR<br>RR | R<br>IR     | 94<br>95<br>96       | * | *           | * | * | - | - |
| Remainder  DJNZ r, dst $r \leftarrow r - 1$ if $r = 0$ $PC \leftarrow PC + dst$ | RA       | r .         | rA<br>(r=0 toF)      | - | -,          | - | - | - | - |
| EI<br>SMR(0)  |          |             | 9F                   | - | -           | - |   | _ | - |

## INSTRUCTION SUMMARY (Continued)

| Instruction<br>and Operation                     | Address<br>Mode<br>dst src | Opcode<br>Byte (Hex) | Flags<br>Affected               | Instruction and Operation | Mod      | -        | Opcode<br>Byte (Hex) | Aff | igs<br>lect | ed | ., |   |   |
|--|----------------------------|----------------------|---------------------------------|---------------------------|----------|----------|----------------------|-----|-------------|----|----|---|---|
|  | ast src                    |                      | CZSVDH                          |                           | ast      | src      |                      | Ç   | <u></u>     | 5  |    | D | Н |
| ENTER<br>SP←SP - 2<br>Ø SP←IP                    |                            | 1F                   |                                 | LDB dst, src<br>dst←-src  | rO<br>Rb | Rb<br>r0 | 47<br>47             | -   | -           | -  | -  | - | • |
| IP←PC  |                            |                      |                                 | LDC/LDE                   | ŗ        | irr      | C3                   | -   | -           | -  | -  | - | - |
| PC←@ IP  |                            |                      |                                 | dst←src                   | irr<br>r | r<br>xs  | D3<br>E7             |     |             |    |    |   |   |
| IP←IP + 2  |                            |                      |                                 |                           | XS       | r        | F7                   |     |             |    |    |   |   |
| EXIT   |                            | 2F                   | ,                               |                           | r        | x1       | A7                   |     |             |    |    |   |   |
| IP←@SP   |                            |                      |                                 |                           |          | r        | B7                   |     |             |    |    |   |   |
| SP←SP + 2<br>PC←@ IP                             |                            |                      |                                 |                           | L<br>L   | DA       | A7                   |     |             |    |    |   |   |
| P ← IP + 2                                       |                            |                      |                                 |                           | DA       |          | B7                   |     |             |    |    |   |   |
|  |                            |                      |                                 | LDCD/LDED dst, src        | r        | Irr      | E2 <sup>-</sup>      | -   | -           | -  | -  | - | - |
| INC dst<br>dst←dst + 1                           | r                          | rE<br>r≃0-F          | - * * *                         | dst←src<br>rr←rr – 1      |          |          |                      |     |             |    |    |   |   |
| 021€021 + 1                                      | R                          | 1 = 0 - F<br>20      |                                 |                           |          |          |                      |     |             |    |    |   |   |
|  | ir.                        | 21                   |                                 | LDEI/LDCI dst, src        | r        | Irr      | E3                   | -   | -           | -  | -  | - | - |
| INCW dst   | RR                         | A0                   | - * * *                         | dst←src<br>rr←rr + 1      |          |          |                      |     |             |    |    |   |   |
| dst←dst + 1                                      | IR                         | A1                   | - * * *                         |                           |          |          |                      |     |             |    |    |   |   |
|  |                            |                      | Dealess die                     | LDCPD/LDCI dst, src       | ſ        | Irr      | E3                   | -   | -           | -  | -  | - | - |
| IRET (Fast)<br>PC↔IP                             |                            | BF                   | Restored to<br>before interrupt | dst←src<br>rr←r + 1       |          |          |                      |     |             |    |    |   |   |
| FLAGFLAG   |                            |                      | ociole literrupt                |                           |          |          |                      |     |             |    |    |   |   |
| FIS←0  |                            |                      |                                 | LDCPI/LDEPI dst, src      |          | _        | F0                   |     |             |    |    |   |   |
| IRET (Normal)                                    | <del></del> .              | BF                   | Restored to                     | rr←rr + 1<br>dst←src      | Irr      | ſ        | F3                   | -   | -           | -  | -  | - | - |
| FLAGS←@SP:                                       |                            | UI                   | before interrupt                |                           |          |          |                      |     |             |    |    |   |   |
| SP←SP + 1;                                       |                            |                      | •                               | LDW dst, src<br>dst←-src  | RR<br>RR | RR       | C4<br>C5             | -   | -           | -  | -  | - | - |
| PC←@SP;  |                            |                      |                                 | ust←-sic                  |          | IMM      |                      |     |             |    |    |   |   |
| $SP \leftarrow SP + 2;$<br>$SMR(0) \leftarrow 1$ |                            |                      |                                 |                           |          |          |                      |     |             |    |    |   |   |
|  |                            |                      |                                 | MULT dst, src             | RR<br>RR | К<br>IR  | 84<br>85             | *   | 0           | *  | *  | : | - |
| JP cc, dst<br>if cc is true,                     | DA                         | ccD<br>c = 0 to F    |                                 |                           |          | IM       | 86 ·                 |     |             |    |    |   |   |
| n cc is nue,<br>PC←dst                           | IRR                        | 0=010F<br>30         |                                 | NEVT                      |          |          | 0F                   |     |             |    |    |   |   |
|  |                            |                      | <del> </del>                    | NEXT<br>PC←@ IP           |          |          | 10                   | -   | -           | -  | -  | - | - |
| JR cc, dst<br>if cc is true,                     | RA                         | ccB<br>cc = 0 to F   |                                 | IP←IP+2                   |          |          |                      |     |             |    |    |   |   |
| PC←PC + d  |                            | 00-0101              |                                 | NOP                       |          |          | FF                   | _   | -           | -  | -  | - | - |
| LD dst, src                                      | r IM                       | rC                   |                                 | OR dst, src               | t        |          | 4[]                  | -   | *           | *  | 0  |   | _ |
| dst←src  | r R<br>Rr                  | r8<br>г9             |                                 | dst←dst OR src            |          |          |                      |     |             |    |    |   |   |
|  | Rr                         | 19<br>r=0toF         |                                 | POP dst                   |          | R        | 50                   | _   | _           |    |    | _ |   |
|  | r IR                       | C7                   |                                 | dst←@SP;                  |          | IR       | 51                   |     |             |    |    |   |   |
|  | IR r                       | D7                   |                                 | SP←SP + 1                 |          |          |                      |     |             |    |    |   |   |
|  | RR                         | E4                   |                                 | POPUD dst, src            | R        | IR       | 92                   | _   | _           | _  |    | _ |   |
|  | R IR<br>R IM               | E5<br>E6             |                                 | dst←src                   |          |          |                      |     |             |    |    |   |   |
|  | IR IM                      | со<br>D6             |                                 | IR←IR ~ 1                 |          |          |                      |     |             |    |    |   |   |
|  | IR R                       | F6                   |                                 | POPUI dst, src            | R        | IR       | 93                   | -   | _           |    |    |   | _ |
|  | r x                        | 87                   |                                 | dst←src                   |          |          |                      |     |             |    |    |   |   |
|  | ΧГ                         | 97                   |                                 | IR←IR + 1                 |          |          |                      |     |             |    |    |   |   |

# **INSTRUCTION SUMMARY** (Continued)

| Instruction<br>and Operation                                       | Мо      | dress<br>de<br>src | Opcode<br>Byte (Hex) |   | ags<br>fect<br>Z |   | V | Đ | Н |
|--|---------|--------------------|----------------------|---|------------------|---|---|---|---|
| <b>PUS</b> H src<br>SP←SP - 1;<br>@SP←src                          |         | R<br>IR            | 70<br>71             | - | -                | - | - | - | - |
| PUSHUD dst, src<br>IR←IR - 1<br>dst←src                            | IR      | R                  | 82                   | - | -                | - | - | - | - |
| PUSHUI dst, src<br>IR←IR + 1<br>dst←src                            | IR      | R                  | 83                   | - | -                | - | - | - | - |
| RCF<br>C←0   |         |                    | CF                   | 0 | -                |   | - | - | - |
| RET<br>PC←@SP;SP←SP+   | -2      |                    | AF                   | - | -                | - | - | - | - |
| RL dst<br>C←dst(7)<br>dst(0)←dst(7)<br>dst(N+1)←dst(N)<br>N=0 to 6 | R<br>IR |                    | 90<br>91             | * | *                | * | * | - | - |
| RLC dst<br>dst(0)←C<br>C←dst(7)<br>dst(N+1)←dst(N)<br>N=0 to 6     | R<br>IR |                    | 10<br>11             | * | *                | * | * | - | - |
| RR dst<br>C←dst(0)<br>dst(7)←dst(0)<br>dst(N)←dst(N+1)<br>N=0 to 6 | R<br>IR |                    | E0<br>E1             | * | *                | * | * | - | - |
| RRC dst<br>C←dst(0)<br>dst(7)←C<br>dst(N)←dst(N+1)<br>N=0 to 6     | R<br>IR |                    | C0<br>C1             | * | *                | * | * | - | - |

| Instruction<br>and Operation  | Mo      | dress<br>de<br>: src | Opcode<br>Byte (Hex) |   | igs<br>fect<br>Z | ed<br>S | ٧ | D | Н |
|---|---------|----------------------|----------------------|---|------------------|---------|---|---|---|
| SB0<br>BANK←0   |         |                      | 4F<br>:              | - | -                | -       | - | - | - |
| SB1<br>BANK←1   |         |                      | 5F                   | - | -                | -       | - | - | - |
| SBC dst,src<br>dst←dst - scr - C                                    | †       |                      | 3[ ]                 | * | *                | *       | * | 1 | * |
| SCF<br>C←1  |         |                      | DF                   | 1 | -                | -       | - | - | - |
| SRA dst<br>dst(7)←dst(7)<br>C←dst(0)<br>dst(N)←dst(N+1)<br>N=0 to 6 | R<br>IR | D1                   | D0                   | * | *                | *       | 0 | - | - |
| SRP src<br>RP0←IM<br>RP1←IM+8                                       |         | IM                   | 31                   | - | -                | -       | - | - | - |
| SRP0<br>RP0←-IM   |         | IM                   | 31                   | - | -                | -       | - | - | - |
| SRP1<br>RP1←IM  |         | IM                   | 31                   | - | -                | -       | - | - | - |
| STOP  |         |                      | 6F                   | - | -                | -       | - | - | - |
| SUB dst,src<br>dst←dst - src  | †       |                      | 2[]                  | * | *                | *       | * | 1 | * |
| SWAP dst<br>dst(0-3)↔dst(4-7)                                       | R<br>IR |                      | F0<br>F1             | - | *                | *       | U | - | - |
| TCM dst, src<br>(NOT dst) AND src                                   | t       |                      | 6[]                  | - | *                | *       | 0 | - | - |
| TM dst, src<br>dst AND src  | t       |                      | 7[]                  | - | *                | *       | 0 | - | - |
|   |         |                      |                      |   |                  |         |   |   |   |

| T-49-19-6 | T | 49-1 | 19- | -6 |
|-----------|---|------|-----|----|
|-----------|---|------|-----|----|

| Instruction and Operation          | Ad<br>Mo | dress<br>de | Opcode<br>Byte (Hex) |   | ags<br>fect | ed |   |   |   |
|------------------------------------|----------|-------------|----------------------|---|-------------|----|---|---|---|
|                                    | dsi      | t src       |                      | С | Z           | S  | ٧ | D | Н |
| TSW dst, src                       | R        | R           | 7F ,                 | U | *           | *  | 0 | U | Ų |
| WFI                                |          |             | 3F                   | - | -           |    | - | - | - |
| XOR dst, src<br>dst←dst<br>XOR src | t        |             | B[ ]                 | - | *           | *  | 0 | - | - |

<sup>†</sup> These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[ ]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

| Addre<br>dst | ss Mode<br>src | Lower<br>Opcode Nibble |
|--------------|----------------|------------------------|
| r            | ľ              | [2]                    |
| r.           | Îr             | [3]                    |
| R            | R .            | [4]                    |
| R            | <b>i</b> R     | [5]                    |
| R            | IM             | [6]                    |

### Notes:

- 0 = Cleared to Zero
- Set to One
- Unaffected
- \* = Set or reset, depending on result of operation.
  U = Undefined

#### **OPCODE MAP**

| :,                 |   |  |                                   |  |   |  |  | Lowe                                     | er Nibbl                                      | e (Hex)                      | )   |                        |                      |                               |                             |                |                 |
|--------------------|---|--|-----------------------------------|--|---|--|--|--|---|------------------------------|---|------------------------|----------------------|-------------------------------|-----------------------------|----------------|-----------------|
|                    |   | 0                                      | 1                                 | 2  | 3   | 4  | 5  | 6  | 7   | 8                            | 9   | A                      | В                    | С                             | D                           | E              | F               |
|                    | 0 | 6<br>DEC<br>R <sub>1</sub>             | 6<br>DEC<br>IR <sub>1</sub>       | 6<br>ADD<br>11,12                                      | 6<br>ADD<br>r <sub>1</sub> .lr <sub>2</sub>     | 10<br>ADD<br>R <sub>2</sub> ,R <sub>1</sub>        | 10<br>ADD<br>IR <sub>2</sub> ,R <sub>1</sub>       | 10<br>ADD<br>R <sub>1</sub> ,IM          | 10<br>BOR*<br>r <sub>O</sub> -R <sub>b</sub>  | 6<br>LD<br>(1.R <sub>2</sub> | 6<br>LD<br>r <sub>2-</sub> R <sub>1</sub> | 12/10<br>DJNZ<br>11.8A | 12/10<br>JR<br>cc,RA | 6<br>LD<br>r <sub>1</sub> .IM | 12/10<br><b>JP</b><br>cc,DA | 6<br>INC<br>r1 | 14<br>NEXT      |
|                    | 1 | 6<br>RLC<br>R <sub>1</sub>             | 6<br>RLC<br>IA <sub>1</sub>       | 6<br>ADC<br>11,12                                      | ADC<br>r <sub>1</sub> .lr <sub>2</sub>          | ADC<br>R <sub>2</sub> ,R <sub>1</sub>              | 10<br>ADC<br>IR <sub>2</sub> ,R <sub>1</sub>       | ADC<br>R <sub>1</sub> ,IM                | 10<br>BCP<br>r <sub>1</sub> .b.H <sub>2</sub> |                              |   |                        |                      |                               |                             |                | ENTER           |
|                    | 2 | 6<br>INC<br>R <sub>1</sub>             | 6<br>INC<br>IR <sub>I</sub>       | 6<br>\$UB<br>(1,(2                                     | SUB<br>r1.lr2                                   | 10 ·<br>SUB<br>R <sub>2</sub> ,R <sub>1</sub>      | 10<br>SUB<br>IR <sub>2</sub> ,R <sub>1</sub>       | 10<br>. <b>SUB</b><br>R <sub>1</sub> ,IM | 10<br>BXOR 10-Rb                              |                              |   |                        |                      |                               |                             |                | EXIT            |
|                    | 3 | JP<br>JRR <sub>1</sub>                 | NOTE<br>C                         | 6<br>SBC<br>(1,(2                                      | 6<br>SBC<br>r <sub>1</sub> .lr <sub>2</sub>     | 10<br>SBC<br>R <sub>2</sub> .R <sub>1</sub>        | 10<br>SBC<br>IR <sub>2</sub> ,R <sub>1</sub>       | SBC<br>R <sub>1</sub> ,IM                | NOTE<br>A                                     |                              |   |                        |                      |                               |                             |                | .6<br>WFI       |
|                    | 4 | DA<br>R <sub>1</sub>                   | 6<br>DA<br>IR <sub>1</sub>        | 6<br>OR<br>11,72                                       | 6<br>OR<br>r <sub>1</sub> ,lr <sub>2</sub>      | 10<br>OR<br>R <sub>2</sub> ,R <sub>1</sub>         | 10<br>OR<br>IR <sub>2</sub> ,R <sub>1</sub>        | 10<br>OR<br>R <sub>1</sub> ,IM           | 10<br>LDB ·<br>r <sub>O</sub> -R <sub>b</sub> |                              |   |                        |                      |                               |                             |                | 6<br><b>SBO</b> |
|                    | 5 | 10<br>POP<br>R <sub>1</sub>            | 10<br>POP<br>IR <sub>1</sub>      | 6<br>AND<br>r <sub>1</sub> .r <sub>2</sub>             | 6<br>AND<br>(1,Jr2                              | 10<br>AND<br>R <sub>2</sub> ,R <sub>1</sub>        | 10<br>AND<br>IR <sub>2</sub> ,R <sub>1</sub>       | 10<br>AND<br>R <sub>1</sub> ,IM          | 8<br>BITC<br>r <sub>1</sub> ,b                |                              |   |                        |                      |                               |                             |                | 6<br>SBI        |
| Hex)               | 6 | COM<br>R <sub>1</sub>                  | COM<br>IR <sub>1</sub>            | 6<br>TCM<br>11,12                                      | f TCM   | 10<br>TCM<br>R <sub>2</sub> .R <sub>1</sub>        | 10<br>TCM<br>IR <sub>2</sub> ,R <sub>1</sub>       | 10<br>TCM<br>R <sub>1</sub> ,IM          | 10<br>BAND*                                   |                              |   |                        |                      |                               |                             |                | 6<br>STOP       |
| libble (           | 7 | 10/12<br><b>PUSH</b><br>R <sub>2</sub> | 12/14<br>PUSH<br>IFI <sub>2</sub> | 6<br>TM<br>11.12                                       | 6<br>TM<br>r1,lr2                               | 10<br>TM<br>R <sub>2</sub> .R <sub>1</sub>         | 10<br><b>TM</b><br>IR <sub>2</sub> ,R <sub>1</sub> | 10<br>TM<br>R <sub>1</sub> .IM           | NOTE<br>B                                     |                              |   |                        |                      |                               |                             |                | 10<br>TSW<br>RR |
| Upper Nibble (Hex) | 8 | 10<br>DECW<br>RR <sub>1</sub>          | DECW<br>IR <sub>1</sub>           | 10<br>PUSHUD<br>IR <sub>1</sub> ,R <sub>2</sub>        | 10<br>PUSHUI<br>IR <sub>1</sub> .R <sub>2</sub> | 24<br>MULT<br>R <sub>2</sub> .RR <sub>1</sub>      | 24<br>MULT<br>IR <sub>2</sub> ,RR <sub>1</sub>     | 24<br>MULT<br>IM,RR <sub>1</sub>         | 10<br>LD<br>r <sub>1</sub> ,x.r <sub>2</sub>  |                              |   |                        |                      |                               |                             |                | 6<br>DI         |
| _                  | 9 | 6<br>FIL<br>FI                         | 6<br>RL<br>IR <sub>1</sub>        | 10<br>POPUD<br>IR <sub>2</sub> ,R <sub>1</sub>         | 10<br>POPUI<br>IR <sub>2-</sub> R <sub>1</sub>  | 28/12<br>DIV<br>R <sub>2</sub> ,RR <sub>1</sub>    | 28/12<br>DIV<br>iR <sub>2</sub> ,RR <sub>1</sub>   | 28/12<br>DIV<br>IM.RR <sub>1</sub>       | 10<br>LD<br>r <sub>2</sub> .x.r <sub>1</sub>  |                              |   |                        |                      |                               |                             |                | 6<br>EI         |
|                    | A | 10<br>INCW<br>RR <sub>1</sub>          | 10<br>INCW<br>IR <sub>1</sub>     | 6<br>CP<br>(1.(2                                       | 6<br>CP<br>r <sub>1</sub> ,lr <sub>2</sub>      | 10<br>CP<br>R <sub>2</sub> ,R <sub>1</sub>         | 10<br><b>CP</b><br>IR <sub>2</sub> ,R <sub>1</sub> | 10<br>CP<br>R <sub>1</sub> .IM           | NOTE<br>D                                     |                              |   |                        |                      |                               |                             |                | 14<br>RET       |
|                    | В | 6<br>CLR<br>R <sub>1</sub>             | 6<br>CLR<br>IR <sub>1</sub>       | 6<br>XOR<br>r <sub>1</sub> ,r <sub>2</sub>             | 6<br>XOR<br>(1.lt2                              | 10<br><b>XOR</b><br>R <sub>2</sub> ,R <sub>1</sub> | 10<br>XOR<br>IR <sub>2</sub> ,R <sub>1</sub>       | XOR<br>R <sub>1</sub> ,IM                | NOTE<br>E                                     |                              |   |                        |                      |                               |                             |                | 16/6<br>IRET    |
|                    | С | 6<br>RAC<br>R <sub>1</sub>             | 6<br>RRC<br>IR <sub>1</sub>       | 16/18<br>CPIJE<br>I((2.RA                              | 11.ltt2   | 10<br>LDW<br>RR <sub>2</sub> ,RR <sub>1</sub>      | 10<br>LDW<br>IR <sub>2</sub> ,RR <sub>1</sub>      | 12<br>LOW<br>RR <sub>1</sub> .IML        | 6<br>LD<br>(1.l(2                             |                              |   |                        |                      |                               |                             |                | 6<br>RCF        |
|                    | D | 6<br>SRA<br>R <sub>1</sub>             | 6<br>SRA<br>IR <sub>i</sub>       | 16/18<br>CPIJNE<br>Ir <sub>1</sub> ,r <sub>2</sub> ,RA | 12<br>LDC*<br>t2,lrt1                           | 20<br>CALL<br>IA <sub>1</sub>                      |  | 10<br>LD<br>IR <sub>I</sub> ,IM          | fr <sub>1</sub> ,r <sub>2</sub>               |                              |   |                        |                      |                               |                             |                | 6<br>SCF        |
|                    | E | 6<br><b>AR</b><br>R <sub>1</sub>       | 6<br>RR<br>IR <sub>1</sub>        | 16<br>LDCD*<br>11.ltr2                                 | 16<br>LDCI*                                     | 10<br>LD<br>R <sub>2</sub> ,R <sub>1</sub>         | 10<br>LD<br>IR <sub>2</sub> ,R <sub>1</sub>        | 10<br>LD<br>R <sub>1</sub> ,IM           | 18<br>LDC*<br>r1.lrr2.xs                      |                              |   |                        |                      |                               |                             |                | 6<br>CCF        |
|                    | F | SWAP<br>R <sub>1</sub>                 | SWAP                              | 16<br>LDCPD*<br>(2,lrr <sub>1</sub>                    | 16<br>LDCPI*<br>r2,irr1                         | 18<br>CALL<br>IRR <sub>1</sub>                     | 10<br>LD<br>R <sub>2</sub> ,IR <sub>1</sub>        | 18<br>CALL<br>DA <sub>1</sub>            | 18<br>LDC •<br>12.lrr1.xs                     | ↓,                           | <b>+</b>                                  | <b>\</b>               | <b>V</b>             | •                             | •                           | Ų .            | 6<br>NOP        |

 $\begin{tabular}{llll} \textbf{Legend:} & \textbf{'Examples:} \\ r = 4-bit address & BOR r_0 R_2 \\ B = 8-bit address & s BOR r_1, t, R_2 \\ or BOR r_2, b, R_1 \\ CDC r_1, Irr_2 \\ EDC r_1, Irr_2 \\ EDC r_1, Irr_2 = program \\ or LDE r_1, Irr_2 = data \\ \end{tabular}$ 

Sequence:
Opcode, first, second, third operands
NOTE. The blank areas are not defined.

### **INSTRUCTIONS**

Table 9. Super8 Instructions

| Inemonic    | Oper        | ands instructions                        | Mnemonic    | Opera         | ands      | Instructions             |
|-------------|-------------|--|-------------|---------------|-----------|--------------------------|
| oad Instru  |             | ·  | Program Co  | introl Instru |           | ontinued)                |
| CLR         | dst         | Clear                                    | EXIT        |               | Exit      |                          |
| LD          | dst, src    | Load                                     | IRET        |               |           | rom interrupt            |
| LDB         | dst, src    | Load bit                                 | ·JP         | cc, dst       | Jump or   | condition code           |
| LDC         | dst, src    | Load program memory                      | JP          | dst           | Jump un   | rconditional             |
| LDE         | dst, src    | Load data memory                         | JR          | cc, dst       | Jump re   | lative on condition code |
| <b>LDCD</b> | dst, src    | Load program memory and decrement        | JR          | dst           | Jump re   | lative unconditional     |
| LDED        | dst, src    | Load data memory and decrement           | NEXT        |               | Next      |                          |
| LDCI        | dst, src    | Load program memory increment            | RET         |               | Retum     |                          |
| LDEI        | dst, src    | Load data memory and increment           | WFI ·       |               | Wait for  | Interrupt                |
| LDCPD       | dst, src    | Load program memory with pre-decrement   | -           |               |           | •                        |
| LDEPD       | dst, src    | Load data memory with pre-decrement      | Bit Manipul | lation Instri | etions    |                          |
| LDCPI       | dst, src    | Load program memory with pre-increment   | BAND        | dst, src      | Bit AND   | •                        |
| LDEPI       | dst, src    | Load data memory with pre-increment      | BCP         | dst, src      | Bit com   | pare                     |
| LDW         | dst, src    | Load word                                | BITC        | dst           | Bit com   | plement                  |
| POP         | dst         | Pop stack                                | BITR        | dst           | Bit reset |                          |
| POPUD       | dst, src    | Pop user stack (decrement)               | BITS        | dst           | Bit set   |                          |
| POPUI       | dst, src    | Pop user stack (increment)               | BOR         | dst, src      | Bit OR    |                          |
| PUSH        | SIC         | Push stack                               | BXOR        | dst, src      |           | ısive OR                 |
| PUSHUD      | dst, src    | Push user stack (decrement)              | TCM         | dst. src      |           | nplement under mask      |
| PUSHUI      | dst, src    | Push user stack (increment)              | TM          | dst, src      |           | der mask                 |
|             | usi, sio    | 1 dan dadi didak (intronunt)             | TSW         | src1,src2     | Test Wo   |                          |
|             | Instruction |  |             |               |           |                          |
| ADC         | dst, src    | Add with carry                           |             | Shift Instru  |           | _                        |
| ADD         | dst, src    | Add                                      | RL.         | dst           | Rotate I  |                          |
| CP          | dst, src    | Compare                                  | RLC         | dst           |           | eft through carry        |
| DA          | dst         | Decimal adjust                           | RR          | dst           | Rotate r  |                          |
| DEC         | dst         | Decrement                                | RRC         | dst -         |           | ight through carry       |
| DECW        | dst         | Decrement word                           | SWAP        | dst           | Swap ni   | ibbles                   |
| DIV         | dst, src    | Divide                                   |             |               |           | • •                      |
| INC         | dst         | Increment                                | CPU Contro  | ol Instructio |           |                          |
| INCW        | dst         | Increment word                           | CCF         |               | Comple    | ment carry flag          |
| MULT        | dst, src    | Multiply                                 | DI          |               |           | interrupts               |
| SBC         | dst, src    | Subtract with carry                      | · El        |               |           | interrupts               |
| SUB         | dst, src    | Subtract                                 | NOP         |               | Do noth   |                          |
|             |             |  | RCF         |               | Reset ca  | arry flag                |
| Logical ins | tructions   |  | SBO         |               | Set ban   | k 0                      |
| AND         | dst, src    | Logical AND                              | SB1         |               | Set ban   | k1                       |
| COM         | dst         | Complement                               | SCF         |               | Set carr  | y flag                   |
| OR          | dst, src    | Logical OR                               | SRP         | src           |           | ister pointers           |
| XOR         | dst, src    | Logical exclusive                        | SRP0        | src           |           | ister pointer zero       |
|             |             |  | SRP1        | SrC           |           | ister pointer one        |
| Program C   |             |  | STOP        |               | Enable    | STOP Mode                |
| BTJRT       | dst, src    | Bit test jump relative on True           |             |               |           |                          |
| BTJRF       | dst, src    | Bit test jump relative on False          |             |               |           | 1                        |
| CALL        | dst         | Call procedure                           |             |               |           |                          |
| CPIJE       | dst, src    | Compare, increment and jump on equal     |             |               |           |                          |
| CPIJNE      | dst, src    | Compare, increment and jump on non-equal | ÷           |               |           |                          |
| DJNZ        | r, dst      | Decrement and jump on non-zero           |             |               |           |                          |
| ENTER       |             | Enter                                    |             |               |           |                          |

#### **INTERRUPTS**

The Super8 interrupt structure contains 8 levels of interrupt, 16 vectors and 27 sources.

Interrupt priority is assigned by level, controlled by the Interrupt Priority Register (IPR). Each level is masked (or enabled) according to the bits in the Interrupt Mask Register (MR), and the entire interrupt structure can be disabled by clearing a bit in the System Mode Register (R222).

The major components of the interrupt structure are sources, vectors and levels. These are shown in Figure 10 and discussed in the following paragraphs.

#### Sources

A source is anything that generates an interrupt. This can be internal or external to the Super8 MCU. Internal sources are hardwired to a particular vector and level, while external sources can be assigned to various external events. External interrupts are falling-edge triggered.

#### Vectors

The 16 vectors are divided unequally among the eight levels. For example, vector 12 belongs to level 2, while level 3 contains vectors 0, 2, 4, and 6.

The vector number is used to generate the address of a particular interrupt servicing routine; therefore all interrupts using the same vector must use the same interrupt handling routine.

#### Levels

Levels provide the top level of priority assignment. While the sources and vectors are hardwired within each level, the priorities of the levels can be changed by using the Interrupt Priority Register (see Figure 8 for bit details).

If more than one interrupt source is active, the source from the highest priority level will be serviced first. If both sources are from the same level, the source with the lowest vector will have priority. For example, if the UART Receive Data bit and UART Parity Error bit are both active, the UART Parity Error bit will be serviced first because it is vector 16, and UART received data is vector 20.

The levels are shown in Figure 12.




Figure 12. Interrupt Levels and Vectors

#### Enables

Interrupts can be enabled or disabled as follows:

- Interrupt enable/disable. The entire interrupt structure can be enabled or disabled by setting bit 0 in the System Mode register (R222).
- Level enable. Each level can be enabled or disabled by setting the appropriate bit in the interrupt Mask register (R221).
- Level priority. The priority of each level can be controlled by the values in the Interrupt Priority register (R255, Bank 0).
- Source enable/disable. Each interrupt source can be enabled or disabled in the source's Mode and Control register.

#### Source Routines

Before an interrupt request can be granted a) interrupts must be enabled, b) the level must be enabled, c) it must be the highest priority interrupting level, d) it must be enabled at the interrupting source, and) it must have the highest priority within the level.

If this all occurs, an interrupt request is granted.

The Super8 then enters an interrupt machine cycle that completes the following sequence:

- It resets the Interrupt Enable bit to disable all subsequent interrupts.
- It saves the Program Counter and status flags on the stack
- It branches to the address contained within the vector location for the interrupt.
- It passes control to the interrupt servicing routine.

When the interrupt servicing routine has serviced the interrupt, it should issue an interrupt return (RET) instruction. This restores the Program Counter and status flags and sets the Interrupt Enable bit in the System Mode Register.

#### Fast Interrupt Processing

The Super8 provides a feature called fast interrupt processing, which completes the interrupt servicing in 6 clock periods instead of the usual 22.

Two hardware registers support fast interrupts. The Instruction Pointer (IP) holds the starting address of the service routine, and saves the PC value when a fast interrupt occurs. A dedicated register, FLAG, saves the contents of the FLAGS register when a fast interrupt occurs.

To use this feature, load the address of the service routine in the Instruction Pointer, load the level number into the Fast Interrupt Select field, and turn on the Fast Interrupt Enable bit in the System Mode Register.

When an interrupt occurs in the level selected for fast interrupt processing, the following occurs:

- The contents of the Instruction Pointer and Program Counter are swapped.
- The contents of the Flag register are copied into FLAG.
- The fast interrupt Status Bit in FLAGS is set.
- The interrupt is serviced.
- When IRET is issued after the interrupt service outline is completed, the Instruction Pointer and Program Counter are swapped again.
- The contents of FLAG are copied back into the Flag register.
- The Fast Interrupt Status bit in FLAGS is cleared.

The interrupt servicing routine selected for fast processing should be written so that the location after the IRET instruction is the entry point the next time the (same) routine is used.

#### Level or Edge Triggered

Because internal interrupt requests are levels and interrupt requests from the outside are (usually) edges, the hardware for external interrupts uses edge-trimmed flipflops to convert the edges to levels.

The level-activated system requires that interrupt-servicing software perform some action to remove the interrupting source. The action involved in serving the interrupt may remove the source, or the software may have to actually reset the flip-flops by writing to the corresponding Interrupt Pending Register.

#### STACK OPERATION

The Super8 architecture supports stack operations in the register file or in data memory. Bit 1 in the external Memory Timing register (R254, Bank 0) selects between the two.

Register pair 216-217 forms the Stack Pointer used for all stack operations. R216 is the MSB and R217 is the LSB.

The Stack Pointer always points to data stored on the tip of the stack. The address is decremented prior to a PUSH and incremented after a POP.

The stack is also used as a return stack for CALLs and interrupts. During a CALL, the contents of the PC are saved on the stack, to be restored later. Interrupts cause the contents of the PC and FLAGS to be saved on the stack for recovery by IRET when the interrupt is finished.

When the Super8 is configured for an internal stack (using the register file), R217 contains the Stack Pointer. R216 may be used as a general-purpose register, but its contents will be changed if an overflow or underflow occurs as the result of incrementing or decrementing the stack address during normal stack operations.

#### **User-Defined Stacks**

The Super8 provides for user-defined stacks in both the register file and program or data memory. These can be made to increment or decrement on a push by the choice of opcodes. For example, to implement a stack that goes from Low addresses to High addresses in the register file, use PUSHUI and POPUD. For a stack that goes from High address to Low addresses in data memory, use LDEI for POP and LDEPD for PUSH.

### COUNTER/TIMERS

The Super8 has two identical, independently programmable, 16-bit counter/timers that can be cascaded to produce a single 32-bit counter. They can be used to count external events, or they can obtain their input internally. The internal input is obtained by dividing the crystal frequency by four.

The counter/timers can be set to count up or down, by software or external events. They can be set for single or continuous cycle counting, and they can be set with a bivalue option, where two preset time constants alternate in loading the counter each time it reaches zero. This can only be used to produce an output pulse train with a variable duty cycle.

The counter/timers can also be programmed to capture the count value at an external event or generate an interrupt whenever the count reaches zero. They can be turned on and off in response to external events by using a gate and/or a trigger option. The gate option enables counts only when the gate line is Low; the trigger option turns on the counter after a transient High. The gate and trigger options used together causes the counter/timer to work in gate mode after initially being triggered.

The control and status register bits for the counter/timers are shown in Figure 5.

#### **DMA**

The Super8 features an on-chip Direct Memory Access (DMA) channel to provide high bandwidth data transmission capabilities. The DMA channel can be used by the UART receiver, UART transmitter, or handshake channel 0. Data can be transferred between the peripheral and contiguous locations in either the register file or external data memory. A 16-bit count register determines the number of transactions to be performed; an interrupt can be generated when the count is exhausted. DMA transfers to or from the register file require six CPU clock cycles: DMA transfers to or from external memory takes ten CPU clock cycles, excluding wait states.

### WDT

The WDT is initially enabled by writing a "1" to bit D5 in the WDT/SMR (see Figure 8) register and re-triggered on subsequent writings to the same bit. The timer circuit is driven by two selectable sources. An internal RC oscillator can be selected resulting in four different time-out periods (5 ms - 15 ms - 25 ms - 100 ms) or the XTAL oscillator can

be selected. The actual RC time-out periods should be no more than three times greater than the aforementioned, but for specification purposes, the aforementioned times will be used. The WDT will default to an "off" or disable condition. The RESET pin will be held Low for 5 ms after a WDT time out.

### STOP MODE

A stop instruction is added to enable the Super8 to go in a stop mode. In a STOP mode the internal system clock and the external crystal oscillator are disabled. Stop Mode Recovery is achieved by two software programmable sources:

Reset. Stop Mode Recovery using reset. A hardware reset will restart the XTAL oscillator and reset the entire chip. The reset signal to recover from STOP should be longer than a normal reset pulse since the oscillator has to start up.

Input. Stop Mode Recovery using input. Edge-triggering of a predefined input on Port 2, Port 3 or Port 4 will restart the oscillator but won't reset the part. The Super8 will proceed where it was stopped, after the oscillator has been stabilized.

If the input used to recover is interrupt enabled, the Super8 will generate an interrupt after the oscillator is stable.

SMR using reset will configure all I/O ports (like a normal hardware reset) as inputs. This causes I/O lines, which were driving some peripherals prior to invoking STOP mode, to lose their drive since the I/O line becomes an input. The weak latch on the I/O line is not powerful enough to provide high drive.

Every STOP instruction should be proceeded by a NOP instruction, since this instruction is activated one machine cycle earlier than any other instruction.

## WDT/SMR REGISTER

New Register: E6 Bank 1 WDT/SMR

D1, D0 Stop Mode Recovery source select. Bit D0 and D1 determine the Stop Mode Recovery source.

D1 DO

| 0 | 0 | Recovery from RESET only |
|---|---|--------------------------|

0 1 Recovery from P22 and RESET 1 0 Recovery from P32 and RESET

0 Recovery from P32 and RESET
1 Recovery from any input of Port 4 and RESET

A hardware reset forces D0 and D1 to zero.

### D2 Stop recovery edge.

A 1 in this position indicates that a rising edge on any one of the recovery sources wakes the Super8 from Stop mode. A0 indicates falling edge recovery. The reset value is  $\Omega$ 

### D3 XTAL1/RC Select for WDT.

When a zero is written to D3, the clock of the WDT is driven by the on-board RC oscillator. If D3 is set to 1 the WDT is driven by XTAL1. D3 has a zero reset value.

### D4 WDT enable during STOP or HALT.

When this bit is set WDT is enabled during STOP or HALT. In this case recovery from STOP or HALT should be done before the selected time-out.

A zero in this bit location will disable the WDT while the Super8 is stopped or halted. A hardware reset forces this bit to a zero.

#### D5 WDT

The Watch-Dog Timer is initially enabled by writing a 1 to D5 and retriggered on subsequent writings to the same bit. Reset value = 0. Writing a zero to this bit has no effect. Once a 1 is written to D5, it persists until a hardware reset occurs.

### D6, D7 WDT Time-Out

Depending on the logical state of these bits, two sets of four different time-out values can be selected.

A normal reset signal must be active Low during 5 XTAL clock periods. Using the reset signal input to recover from STOP mode requires 10 XTAL clock periods in order to let XTAL oscillation start up and stabilize, generating a good oscillator output level. During WDT timer time out the reset pin is held Low in source to accomplish a system reset with other peripherals of the Super8. When the reset pin is held Low, the capability of sink current via the reset pin should be taken into account (see DC Characteristics).

## **HALT MODE REGISTER**

HALT mode is invoked by executing the WFI instruction when bit D3 of the HALT mode register is loaded with a zero. When the Super8 is in HALT mode the internal CPU clock is disabled. The user has the choice to leave the UART or the timers active or not active during halt. Recovery from HALT occurs on an interrupt request or DMA request. The HALT mode makes it possible to support low operating current.

### D0 CT0 in HALT mode.

Writing a zero to this bit will disable the CT0 in HALT mode. No Interrupt request will be generated in this case. A 1 will keep the CT0 active. A hardware reset forces this bit to a 1.

#### D1 CT1 in HALT mode.

Similar to CTO. When the counters are cascaded, the HALT mode 32-bit counter is determined by the logical state of D1. A hardware reset forces this bit to a 1.

## D2 UART HALT mode.

Writing a zero to the bit will disable the UART. No interrupt request will be generated. A 1 will make the UART and its interrupt logic remain active in HALT mode. A hardware reset forces this bit to a 1.

### D3 CPU HALT mode.

Writing a zero to this bit will invoke the HALT mode upon the execution of the WFI instruction. The UART and counters only can be halted if D3 is 0. During HALT the internal CPU clock is disabled, and no address strobe is generated. A hardware reset sets this bit to a 1.

#### Counter/Timer prescaler options.

Current Z88C00 has XTAL/4 prescaler only. An 8-bit prescaler for each counter will be implemented so there will be three bits needed in a new register to select the six prescalers.

XTAL/2 (N/A for counter mode)

XTAL/4 (default value)

XTAL/8

XTAL/16

XTAL/32

XTAL/64

XTAL/128

XTAL/256

When the counters are cascaded, only the prescaler of CT1 is activated.

A hardware reset loads this register with 21 (hex).

Above new registers are all Read/Write.

# **ABSOLUTE MAXIMUM RATINGS**

| Symbol          | Description       | Min  | Max  | Unit |
|-----------------|-------------------|------|------|------|
| V <sub>DD</sub> | Supply Voltage*   | -0.3 | +7.0 | V    |
| Tstg            | Storage Temp      | -65  | +150 | С    |
| T,              | Oper Ambient Temp | †    | †    | С    |

\* Voltages on all pins with respect to GND.

† See Ordering Information

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.


### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to V<sub>ss</sub> Positive current flows into the referenced pin (Standard Test Load).

Standard conditions are:

 $4.5V < V_{cc} < 5.5V$ GND - 0V

 $-40^{\circ}\text{C} < \text{T}_{A} < +105^{\circ}\text{C}$ 



Standard Test Load

# **DC CHARACTERISTICS**

| Symbol   | Parameter                      | Min  | Max             | Unit | Condition  |
|--|--------------------------------|------|-----------------|------|--|
| V <sub>CH</sub>  | Clock Input High Voltage       | 3.8  | V <sub>cc</sub> | V    | Driven by External Clock Generator                       |
| V <sub>c</sub> ,   | Clock Input Low Voltage        | -0.3 | 0.8             | V    | Driven by External Clock Generator                       |
| V  | Input High Voltage             | 2.2  | $V_{cc}$        | V    | ,  |
| V  | Input Low Voltage              | -0.3 | 0.8             | V    |  |
| V <sub>CL</sub><br>V <sub>IH</sub><br>V <sub>IL</sub><br>V <sub>RH</sub> | Reset Input High Voltage       | 3.8  | V <sub>cc</sub> | V    |  |
| V <sub>ru</sub>  | Reset Input Low Voltage        | -0.3 | 0.8             | V    |  |
| V <sub>RL</sub><br>V <sub>OH</sub>                                       | Output High Voltage            | 2.4  |                 | V    | $I_{ou} = -400  \mu A$                                   |
| V <sub>oL</sub>  | Output Low Voltage             |      | 0.4             | V    | $I_{OH} = -400 \mu\text{A}$<br>$I_{OH} = +4.0 \text{mA}$ |
| VIL  | Input Leakage                  | -10  | 10              | μA   | OL.  |
| l <sub>oL</sub>  | Output Leakage                 | -10  | 10              | μA   |  |
| I <sub>IR</sub>  | Reset Input Current            |      | -50             | μA   |  |
| I <sub>cc</sub>  | V <sub>cc</sub> Supply Current |      | 90              | mΑ   | [1]  |
| I <sub>cc1</sub>   | Standby Current                |      | 5               | mΑ   | @ 20 MHz [2]   |
| COT  |                                |      | 10              | mA   | @ 30 MHz [2]   |
| I <sub>CC2</sub>   | Standby Current                |      | 20              | μA   | [3]  |

Notes:

Estimated Values

[1] In this case all outputs and I/O pins are floating.

[2] HALT mode is invoked with UART CTO and CT1 deactivated with all input pins tied to V<sub>cc</sub> or V<sub>ss</sub>.

[3] STOP mode is invoked with all input pins tied to V<sub>cc</sub> or V<sub>ss</sub>.

# **AC ELECTRICAL CHARACTERISTICS** External I/O or Memory Read and Write Timing

| Number | Symbol     | Parameter                                  |
|--------|------------|--|
| 1      | TdA(AS)    | Address valid to /AS Rise Delay            |
| 2      | ThAŠ(A)    | /AS Rise to Address Valid Hold Time        |
| 3      | TdAS(DI)   | AS Rise to Data In Required Valid Delay    |
| 4      | TwAS       | /AS Low Width                              |
| 5      | TdAZ (DSR) | Address Float to /DS (Read)                |
| 6      | TwDSR      | /DS (Read) Low Width                       |
| 7      | TwDSW      | /DS (Write) Low Width                      |
| 8      | TdDSR (DI) | /DS (Read) to Data In Required Valid Delay |
| 9      | ThDSR(DI)  | /DS Rise (Read) to Data In Hold Time       |
| 10     | TdDS (A)   | /DS Rise to Address Active Delay           |
| 11     | TdDA (AS)  | /DS Rise to /AS Delay                      |
| 12     | TdR/W (AS) | R/W to AS Rise Delay                       |
| 13     | TdDS (R/W) | DS Rise to R/W Valid Delay                 |
| 14     | TdDO (DSW) | Data Out to /ĐS (Write) Delay              |
| 15     | ThDSW (DO) | /DS Rise (Write) to Data Out Hold Time     |
| 16     | TdA (DI)   | Address to Data In Required Valid Delay    |
| 17     | TdAS (DSR) | /AS Rise to D/S (Read) Delay               |
| 18     | TsDI (DSR) | Data in Setup Time to DS Rise (Read)       |
| 19     | TdDM (AS)  | /DM to /AS Rise Delay                      |
| 20     | TdDS (DM)  | /DS Rise to /DM Valid Delay                |
| 21     | ThDS (A)   | /DS Rise to Address Valid Hold Time        |
| 22     | TwW        | Wait Width (One Wait) Window               |
| 23     | TdAS (W)   | /AS Rise to Wait Delay                     |

The value of TsDI (DSR) has been measured for the NMOS part as mentioned below as TsDI (DSR) old. This "old" value needs to be relaxed as to the value described as TsDI (DSR) new. This new value will allow the customer to use external memories with slower access times that immediately translates in lower cost.

AC ELECTRICAL CHARACTERISTICS 20 MHz Timing

|     |            | Normal  | Extend | led |
|-----|------------|---------|--------|-----|
| No. | Symbol     | Min Max |        | Мах |
| 1   | TdA (AS)   | 25      | 70     |     |
| 2   | ThAS (A)   | 25      | 70     |     |
| 3   | TdAS (DI)  | 180     |        | 375 |
| 4   | TwAS       | 35      | 85     |     |
| 5   | TdAZ (DSR) | 0       | 0      |     |
| 6   | TwDSR      | 140     | 285    |     |
| 7   | TwDSW      | 85      | 185    |     |
| 8   | TdDSR (DI) | 115     |        | 260 |
| 9   | ThDSR (DI) | 0       | 0      |     |
| 10  | TdDS (A)   | 25      | 25     |     |
| 11  | TdDS (AS)  | 20      | 65     |     |
| 12  | TdR/W (AS) | 25      | 70     |     |
| 13  | TdDS (R/W) | 20      | 65     |     |
| 14  | TdDO (DSW) | 30      | 70     |     |
| 15  | ThDSW (DO) | 20      | 65     |     |
| 16  | TdA (DI)   | 205     |        | 445 |
| 17  | TdAS (DSR) | 25      | 70     |     |
| 18  | TsDI (DSR) | 25      | 25     |     |
| 19  | TdDM (AS)  | 20      | 65     |     |
| 20  | TdDS (DM)  | 20      | 65     |     |
| 21  | ThDS (A)   | 20      | 65     |     |


# AC ELECTRICAL CHARACTERISTICS 12 MHz Timing

|     | •          | Normal |     | Extend | ed  |
|-----|------------|--------|-----|--------|-----|
| No. | Symbol     | Min    | Max | Min    | Max |
| 1   | TdA (AS)   | 55     | -   | 135    |     |
| 2   | ThAS (A)   | 55     |     | 135    |     |
| 3   | TdAS (DI)  |        | 305 |        | 630 |
| 4   | TwAS       | 70     |     | 150    |     |
| 5   | TdAZ (DSR) | 0 .    |     | 0      |     |
| 6   | TwDSR      | 240    |     | 480    |     |
| 7   | TwDSW      | 150    |     | 320    |     |
| 8   | TdDSR (DI) |        | 215 |        | 440 |
| 9   | ThDSR (DI) | 0.     |     | 0      |     |
| 10  | TdDS (A)   | 55     |     | 130    |     |
| 11  | TdDS (AS)  | 45     |     | 125    |     |
| 12  | TdR/W (AS) | 55     |     | 135    |     |
| 13  | TdDS (R/W) | 45     |     | 125    | _   |
| 14  | TdDO (DSW) | 65     |     | 150    | •   |
| 15  | ThDSW (DO) | 45     |     | 125    |     |
| 16  | TdA (DI)   |        | 365 |        | 770 |
| 17  | TdAS (DSR) | 55     |     | 135    |     |
| 18  | TsDI (DSR) | 25     |     | 25     |     |
| 19  | TdDM (AS)  | 50     |     | 130    |     |
| 20  | TdDS (DM)  | 45     |     | 125    |     |
| 21  | ThDS (A)   | 45     |     | 125    |     |
|     |            |        |     |        |     |

# **AC ELECTRICAL CHARACTERISTICS** 25 MHz Timing

|            |   |   | · · · · · · · · · · · · · · · · · · ·  | <del></del>   |
|------------|---|---|--|---|
| Combal     |   |   |  |   |
| Symbol     |   | мах<br>   | Min  | Max   |
| TdA (AS)   | 15  |   | 50   |   |
| ThAS (A)   | 15  |   | 50   |   |
| TdAS (DI)  |   | 140   |  | 280   |
| TwAS       | 26  |   | 65   |   |
| TdAZ (DSR) | 0   |   | 0  |   |
| TwDSR      | 110   |   | 220  |   |
| TwDSW      | 65  | <del></del>   | 142  |   |
| TdDSR (DI) |   | 85  |  | 195   |
| ThDSR (DI) | 0   |   | 0  |   |
| TdDS (A)   | 20  |   | 55   |   |
| TdDS (AS)  | 15  |   | 50   |   |
| TdR/W (AS) | 15  |   | 50   |   |
| TdDS (R/W) | 15  |   | 50   |   |
| TdDO (DSW) | 20  |   | 50   |   |
| ThDSW (DO) | 15  |   | 50   |   |
| TdA (DI)   |   | 155   |  | 330   |
| TdAS (DSR) | 15  |   | 50   |   |
| TsDI (DSR) | 25  |   | 25   |   |
| TdDM (AS)  | 10  |   | 45   |   |
| TdDS (DM)  | 15  |   | 50   |   |
| ThDS (A)   | 15  |   | 50   |   |
|            | ThAS (A) TdAS (DI) TwAS TdAZ (DSR) TwDSR  TwDSW TdDSR (DI) ThDSR (DI) ThDSR (A) TdDS (A) TdDS (AS) TdR/W (AS) TdDS (RW)  TdDO (DSW) ThDSW (DO) TdA (DI) TdAS (DSR) TSDI (DSR) TdDM (AS) TdDM (AS) TdDS (DM) | TdA (AS) 15 ThAS (A) 15 ThAS (A) 15 TdAS (DI) TwAS 26 TdAZ (DSR) 0 TwDSR 110  TwDSR 65 TdDSR (DI) ThDSR (DI) ThDSR (DI) ThDSR (DI) TdDS (AS) 15 TdR/W (AS) 15 TdR/W (AS) 15 TdDS (R/W) 15  TdDO (DSW) 20 ThDSW (DO) 15 TdA (DI) TdA (DI) TdA (DI) TdA (DSR) 15 TSDI (DSR) 25 TdDM (AS) 10 TdDS (DSR) 15 TSDI (DSR) 25 TdDM (AS) 10 TdDS (DM) 15 | Symbol         Min         Max           TdA (AS)         15         15           ThAS (A)         15         140           TwAS         26         140           TwAS         26         110           TwDSR         110         110           TwDSR (DI)         0         85           TdDSR (DI)         0         0           TdDS (A)         20         15           TdR/W (AS)         15         15           TdDS (R/W)         15         15           TdDS (R/W)         15         155           TdA (DI)         15         155           TdA (DI)         15         155           TsDI (DSR)         25         10M (AS)           TdDS (DM)         15         10           TdDS (DM)         15         15 | Symbol         Min         Max         Min           TdA (AS)         15         50           ThAS (A)         15         50           TdAS (DI)         140         50           TwAS         26         65           TdAZ (DSR)         0         0           TwDSR         110         220           TwDSW         65         142           TdDSR (DI)         85         142           TdDSR (DI)         0         0           TdDS (A)         20         55           TdDS (AS)         15         50           TdR/W (AS)         15         50           TdDS (R/W)         15         50           TdDS (PW)         20         50           TDSW (DO)         15         50           TdA (DI)         155         50           TdA (DI)         155         50           TSDI (DSR)         25         25           TdDM (AS)         10         45           TdDS (DM)         15         50 |

# **INPUT HANDSHAKE TIMING**



DATA IN O

**Fully Interlocked Mode** 

Strobed Mode


# **AC ELECTRICAL CHARACTERISTICS** (20 MHz) Input Handshake


| No. | Symbol       | Parameter                          | Min | Max | Notes*† |
|-----|--------------|------------------------------------|-----|-----|---------|
| 1   | TsDI(DAV)    | Data In to Setup Time              | 0   |     |         |
| 2   | TdDÀVIf(RDY) | /DAV Fall Input to RDY Fall Delay  |     | 200 | 1       |
| 3   | ThDI(RDY)    | Data in Hold Time from RDY Fall    | 0   |     |         |
| 4   | TwDAV        | /DAV In Width                      | 45  |     |         |
| 5   | ThDI(DAV)    | Data In Hold Time from /DAV Fall   | 130 |     |         |
| 6   | TdDÀV(RĎY)   | /DAV Rise Input to RDY Rise Delay  |     | 100 | 2       |
| 7   | TdRDYf(DAV)  | RDY Rise Output to /DAV Rise Delay | 0   |     |         |

#### Motes

- 1. Standard Test Load
- This time assumes user program reads data before /DAV Input goes High. RDY will not go High before data is read.
- Times are given in nanoseconds.
- † Times are preliminary and subject to change.

# **OUTPUT HANDSHAKE TIMING**





**Fully Interlocked Mode** 

Strobed Mode

# **AC ELECTRICAL CHARACTERISTICS** (12 MHz, 20 MHz) Output Handshake

| No. | Symbol       | Parameter                          | Min | Max | Notes†* |
|-----|--------------|------------------------------------|-----|-----|---------|
| 1   | TdDO(DAV)    | Data Out to /DAV Fall Delay        | 90  |     | 1, 2    |
| 2   | TdRDYr(DAV)  | RDY Rise Input to /DAV Fall Delay  | 0   | 110 | 1       |
| 3   | TdDAVOf(RDY) | /DAV Fall Output to RDY Fall Delay | 0   |     |         |
| 4   | TdRDYf(DAV)  | RDY Fall Input to /DAV Rise Delay  | 0   | 110 | 1       |
| 5   | TdDAVOr(RDY) | /DAV Rise Output to RDY Rise Delay | 0   |     |         |
| 6   | TwDAVO       | /DAV Output Width                  | 150 |     | 2       |

Notes:


1. Standard Test Load

2. Time given is for zero value in Deskew Counter. For non-zero value of n where n = 1,2,... 15 add 2 x n x TpC to the given time.

<sup>†</sup> Times given are in nanoseconds.

\* Times are preliminary and subject to change.

# **EPROM READ TIMING**



**EPROM READ Timing** 


# **AC ELECTRICAL CHARACTERISTICS** (20 MHz) EPROM Read Cycle

| No. | Symbol  | Parameter                                 | Min | Max | Notes†* |
|-----|---------|---|-----|-----|---------|
| 1   | TdA(DR) | Address Valid to Read Data Required Valid |     | 170 | 1       |

### Notes:

WAIT states add 167 ns to these times.
 All times are in nanoseconds and are for 12 MHz input frequency.
 Timings are preliminary and subject to change.






| Desc | ription  |      |     |
|------|--|------|-----|
| а    | Skew of T1 SCLK Rise to /AS Fall   | 10.0 | Max |
| b    | Skew of T1 SCLK Fall to /AS Rise   | 10.0 | Max |
| С    | Skew of T2 SCLK Rise to Read /DS Fall                                      | 20.0 | Max |
| d    | Skew T2 SCLK Fall to Write /DS Fall  | 20.0 | Max |
| е    | Skew T3 SCLK Fall to /DS Rise  | 20.0 | Max |
| F    | /WAIT Fall Delay After T2 SCLK Fall to Generate at Least 1 WAIT State      | 20.0 | Max |
| G    | /WAIT Rise Delay after TWAIT SCLK Fall to Prevent an Additional WAIT State | 15.0 | Max |


Note: All figures in nanoseconds.

# **DE-MULTIPLEXED Z-BUS TIMING**





Notes: /AS, /DS, R/W, /DM Timing remains unchanged in demuxed A/D bus mode.


# **PACKAGE INFORMATION**



48-Lead DIP Package









NOTES:


I. ALL DIMENSIONS IN INCH.
2. LEADS ARE COPLANAR WITHIN
.004 IN RANGE.

### 44-Lead PLCC Package





BOTTOM VIEW



68-Lead PLCC Package

### **ORDERING INFORMATION**

# Z88C00

20 MHz

68-Lead PLCC Z88C0020VSC Z88C0020VEC 48-Lead DIP Z88C0020PSC Z88C0020PEC 44-Lead PLCC Z88C0120VSC Z88C0120VEC

25 MHz

Z88C0025VSC Z88C0025VEC

Z88C0025PSC Z88C0025PEC Z88C0125VSC Z88C0125VEC

For fast results, contact your Zilog sales office for assistance in ordering the part desired.

Package

P = Plastic DIP

V = Plastic Leaded Chip Carrier

Temperature

 $S = 0^{\circ}C$  to  $+70^{\circ}C$ 

 $E = -40^{\circ}C$  to  $+100^{\circ}C$ 

Speeds

20 = 20 MHz

25 = 25 MHz

### Environmental

C = Plastic Standard

Example: Z 88C00 20 V S C

is an 88C00, 20 MHz, PLCC, 0°C to +70°C, Plastic Standard Flow

**Environmental Flow** Temperature Package Speed

Product Number Zilog Prefix