54AC16640, 74AC16640 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS240A – JULY 1990 – REVISED APRIL 1996

 Members of the Texas Instruments Widebus[™] Family Flow-Through Architecture Optimizes 	54AC1664 74AC1664 (DL P/	ACKAGE
 PCB Layout Distributed V_{CC} and GND Pin Configuration 	1DIR [1B1 [] 1 <u>0</u> E] 1A1
Minimizes High-Speed Switching Noise ● <i>EPIC</i> [™] (Enhanced-Performance Implanted	1B2	3	46	1A2
CMOS) 1-µm Process	GND [1B3 [GND 1A3
 500-mA Typical Latch-Up Immunity at 125°C 	1B4 [] 1A4
 Package Options Include Plastic 300-mil 	V _{CC} [1B5 [V _{CC} 1A5
Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and	1B6 [GND [] 1A6] GND
380-mil Fine-Pitch Ceramic Flat (WD)	1B7 🛛	11	38] 1A7
Packages Using 25-mil Center-to-Center Pin Spacings	1B8 2B1] 1A8] 2A1
	2B2 🛛	14	35	2A2
description	GND [2B3 [GND 2A3
The 'AC16640 are inverting 16-bit transceivers designed for asynchronous communication	2B4 🛛	17	32	2A4
between data buses.	V _{CC} [2B5 [V _{CC} 2A5
These devices can be used as two 8-bit	2B6 🛛	20	29	2A6
transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or	GND [2B7 [GND 2A7

from the B bus to the A bus, depending on the logic level at the direction-control (1DIR and 2DIR) inputs. The output-enable ($1\overline{OE}$ and $2\overline{OE}$) inputs can be used to disable the device so that the buses are effectively isolated.

The 74AC16640 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16640 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16640 is characterized for operation from –40°C to 85°C.

(each section)									
INP	UTS								
OE	DIR	OPERATION							
L	L	B data to A bus							
L	Н	A data to B bus							
н	Х	Isolation							

FUNCTION TABLE (each section)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

26 2A8

20E

25


2B8 23

24

2DIR


54AC16640, 74AC16640 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS240A – JULY 1990 – REVISED APRIL 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





54AC16640, 74AC16640 **16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCAS240A - JULY 1990 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	/ _{CC} + 0.5 V / _{CC} + 0.5 V ±20 mA ±50 mA ±50 mA ±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air)(see Note 2): DL package	1.2 W

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

			54	54AC16640		74AC16640		0	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	3	5	5.5	V
		V _{CC} = 3 V	2.1			2.1			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		$V_{CC} = 5.5 V$	3.85			3.85			
		$V_{CC} = 3 V$			0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			ູ 1.35			1.35	V
		$V_{CC} = 5.5 V$		4	1.65			1.65	
VI	Input voltage		0	EL	Vcc	0		VCC	V
VO	Output voltage		0	2	VCC	0		VCC	V
		$V_{CC} = 3 V$		5	-4			-4	
IOH	High-level output current	$V_{CC} = 4.5 V$	~	2	-24			-24	mA
		$V_{CC} = 5.5 V$	PP.		-24			-24	
		VCC = 3 V			12			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24			24	mA
		V _{CC} = 5.5 V			24			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	0		10	ns/V
Тд	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



54AC16640, 74AC16640 **16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCAS240A - JULY 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T _A = 25°C			54AC1	16640	74AC1	UNIT	
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			3 V	2.9			2.9		2.9		
		I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4			
Vон		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
			4.5 V	3.94			3.8		3.8		
		I _{OH} = -24 mA	5.5 V	4.94			4.8		4.8		
	I _{OH} = -75 mA [†]	5.5 V				3.85	EW	3.85			
			3 V			0.1		0.1		0.1	
		I _{OL} = 50 μA	4.5 V			0.1		2 0.1		0.1	
			5.5 V			0.1	Ś	0.1		0.1	
VOL		I _{OL} = 12 mA	3 V			0.36	202	0.44		0.44	V
			4.5 V			0.36	Y.	0.44		0.44	
		I _{OL} = 24 mA	5.5 V			0.36		0.44		0.44	
		I _{OL} = 75 mA [†]	5.5 V				1.65		1.65		
Ιį	Control inputs	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
loz‡	A or B ports	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
ICC	-	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V		-	8		80		80	μΑ
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4.5						pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		16						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 \ddagger For I/O ports, the parameter IOZ includes the input leakage current.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T _A = 25°C			54AC16640		74AC16640		UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH	A or B	B or A	2.2	6.9	9.1	2.2	10	2.2	10	ns
^t PHL	AUB		3	8.5	11	3	41.9	3	11.9	
^t PZH		A or B	3	8.2	11	3	12.3	3	12.3	
^t PZL	OE		3.9	10.9	14	3.9	15.5	3.9	15.5	ns
^t PHZ		A or P	5.1	8.3	10.6	5.1	11.2	5.1	11.2	
^t PLZ	OE	A or B	4.3	7.8	10.1	4.3	10.6	4.3	10.6	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			54AC16640		74AC16640		
	(INPUT) (OUTPU	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	1.8	4.7		1.8	7.3	1.8	7.3	ns
^t PHL	AUB		2.6	5.7		2.6	8.6	2.6	8.6	
^t PZH	OE	A or B	2.4	5.6		2.4	8 / 2	2.4	8	ns
^t PZL	OE		3	6.6		3	9.9	3	9.9	
^t PHZ		A or B	5	7.5		5	9.9	5	9.9	ns
^t PLZ	OE	A or B	4.1	6.5		4.1	9	4.1	9	115

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




54AC16640, 74AC16640 **16-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCAS240A - JULY 1990 - REVISED APRIL 1996

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER				TEST CONDITIONS			
C _{pd} Power dissi	Dower dissipation conscitance per transposivor	Outputs enabled	$C_{1} = 50 \text{ pF}$	f = 1 MHz	55	рF	
	Power dissipation capacitance per transceiver	Outputs disabled	С _L = 50 рF,		8		



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns. D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveform



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated