

5V, 64 Kbit (8 Kb x8) TIMEKEEPER[®] SRAM

FEATURES SUMMARY

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, AND BATTERY
- BYTEWIDE[™] RAM-LIKE CLOCK ACCESS
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES, and SECONDS
- TYPICAL CLOCK ACCURACY OF ±1 MINUTE A MONTH, AT 25°C
- AUTOMATIC POWER-FAIL CHIP DESELECT AND WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V_{PFD} = Power-fail Deselect Voltage):
 - M48T08: V_{CC} = 4.75 to 5.5V 4.5V $\leq V_{PFD} \leq 4.75V$
 - M48T18/T08Y: V_{CC} = 4.5 to 5.5V $4.2V \le V_{PFD} \le 4.5V$
- SOFTWARE CONTROLLED CLOCK CALIBRATION FOR HIGH ACCURACY APPLICATIONS
- SELF-CONTAINED BATTERY AND CRYSTAL IN THE CAPHAT[™] DIP PACKAGE
- PACKAGING INCLUDES A 28-LEAD SOIC AND SNAPHAT[®] TOP (to be ordered separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION FOR A SNAPHAT TOP WHICH CONTAINS THE BATTERY AND CRYSTAL
- PIN AND FUNCTION COMPATIBLE WITH DS1643 and JEDEC STANDARD 8K x8 SRAMs
- RoHS COMPLIANCE Lead-free components are compliant with the RoHS Directive.

Figure 1. 28-pin PCDIP, CAPHAT™ Package




Figure 2. 28-pin SOIC Package




TABLE OF CONTENTS

FEATURES SUMMARY1
Figure 1. 28-pin PCDIP, CAPHAT™ Package
Figure 2. 28-pin SOIC Package1
SUMMARY DESCRIPTION
Figure 3. Logic Diagram
Table 1. Signal Names 4
Figure 4. DIP Connections
Figure 5. SOIC Connections5
Figure 6. Block Diagram
OPERATION MODES
Table 2. Operating Modes 6
READ Mode
Figure 7. READ Mode AC Waveforms
Table 3. READ Mode AC Characteristics 8
WRITE Mode
Figure 8. WRITE Enable Controlled, WRITE AC Waveform
Figure 9. Chip Enable Controlled, WRITE AC Waveforms
Table 4. WRITE Mode AC Characteristics 11
Data Retention Mode
Power-fail Interrupt Pin
CLOCK OPERATIONS
Reading the Clock
Setting the Clock
Table 5. Register Map 13
Stopping and Starting the Oscillator 14
Calibrating the Clock
Figure 10.Crystal Accuracy Across Temperature 15
Figure 11.Clock Calibration
V _{CC} Noise And Negative Going Transients16
Figure 12.Supply Voltage Protection
MAXIMUM RATING
Table 6. Absolute Maximum Ratings
DC AND AC PARAMETERS
Table 7. Operating and AC Measurement Conditions 18 Figure 12 AC Testing Load Circuit 18
Figure 13.AC Testing Load Circuit
Table 8. Capacitance 18 Table 9. DC Characteristics 19
Figure 14.Power Down/Up Mode AC Waveforms 20

Table 10. Power Down/Up AC Characteristics 20
Table 11. Power Down/Up Trip Points DC Characteristics 20
PACKAGE MECHANICAL INFORMATION
Figure 15.PCDIP28 – 28-pin Plastic DIP, battery CAPHAT, Package Outline
Figure 16.SOH28 – 28-lead Plastic Small Outline, 4-socket battery SNAPHAT, Package Outline. 22
Table 13. SOH28 – 28-lead Plastic SO, 4-socket battery SNAPHAT, Package Mech. Data 22
Figure 17.SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Outline 23
Table 14. SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Mech. Data 23
Figure 18.SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Outline 24
Table 15. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Mech. Data 24
PART NUMBERING
Table 16. Ordering Information Scheme 25
Table 17. SNAPHAT Battery Table 25
REVISION HISTORY
Table 18. Document Revision History 26

SUMMARY DESCRIPTION

The M48T08/18/08Y TIMEKEEPER[®] RAM is an 8K x 8 non-volatile static RAM and real time clock which is pin and functional compatible with the DS1643. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory and real time clock solution.

The M48T08/18/08Y is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

The 28-pin, 600mil DIP CAPHATTM houses the M48T08/18/08Y silicon with a quartz crystal and a long- life lithium button cell in a single package.




Figure 3. Logic Diagram

The 28-pin, 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT[®] housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surfacemounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 28 lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4T28-BR12SH" or "M4T32-BR12SH" (see Table 17., page 25).

A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
INT	Power Fail Interrupt (Open Drain)
E1	Chip Enable 1
E2	Chip Enable 2
G	Output Enable
W	WRITE Enable
V _{CC}	Supply Voltage
V _{SS}	Ground

Table 1. Signal Names




Figure 5. SOIC Connections





Figure 6. Block Diagram



OPERATION MODES

As Figure 6., page 5 shows, the static memory array and the quartz-controlled clock oscillator of the M48T08/18/08Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE[™] clock information in the bytes with addresses 1FF8h-1FFFh.

The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT[™] READ/WRITE memory

cells. The M48T08/18/08Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T08/18/08Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC}. As V_{CC} falls below the Battery Back-up Switchover Voltage (V_{SO}), the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Mode	V _{CC}	E1	E2	G	W	DQ0-DQ7	Power
Deselect		VIH	Х	Х	Х	High Z	Standby
Deselect	4.75 to 5.5V	Х	VIL	Х	х	High Z	Standby
WRITE	or	VIL	VIH	Х	V _{IL}	D _{IN}	Active
READ	4.5 to 5.5V	VIL	VIH	V _{IL}	VIH	D _{OUT}	Active
READ		VIL	VIH	VIH	VIH	High Z	Active
Deselect	V _{SO} to V _{PFD} (min) ⁽¹⁾	Х	Х	Х	Х	High Z	CMOS Standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	Х	High Z	Battery Back-up Mode


Table 2. Operating Modes

Note: X = V_{IH} or V_{IL}; V_{SO} = Battery Back-up Switchover Voltage.

1. See Table 11., page 20 for details.


READ Mode

The M48T08/18/08Y is in the READ Mode whenever W (WRITE Enable) is high, E1 (Chip Enable 1) is low, and E2 (Chip Enable 2) is high. The device architecture allows ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 address inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within address access time (t_{AVQV}) after the last address input signal is stable, providing that the E1, E2, and G access times are also satisfied. If the E1, E2 and G access times are not met, valid data will be



available after the latter of the Chip Enable Access times (t_{E1LQV} or t_{E2HQV}) or Output Enable Access time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by $\overline{E1}$, E2 and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the address inputs are changed while $\overline{E1}$, E2 and \overline{G} remain active, output data will remain valid for Output Data Hold time (t_{AXQX}) but will go indeterminate until the next address access.



Note: WRITE Enable (\overline{W}) = High.


			(
Symbol	Parameter ⁽¹⁾	-100/-1	0 (T08Y)	–150/–15 (T08Y)		Unit
		Min	Max	Min	Max	
t _{AVAV}	READ Cycle Time	100		150		ns
t _{AVQV}	Address Valid to Output Valid		100		150	ns
t _{E1LQV}	Chip Enable 1 Low to Output Valid		100		150	ns
t _{E2HQV}	Chip Enable 2 High to Output Valid		100		150	ns
t _{GLQV}	Output Enable Low to Output Valid		50		75	ns
t _{E1LQX}	Chip Enable 1 Low to Output Transition	10		10		ns
t _{E2HQX}	Chip Enable 2 High to Output Transition	10		10		ns
tGLQX	Output Enable Low to Output Transition	5		5		ns
t _{E1HQZ}	Chip Enable 1 High to Output Hi-Z		50		75	ns
t _{E2LQZ}	Chip Enable 2 Low to Output Hi-Z		50		75	ns
tGHQZ	Output Enable High to Output Hi-Z		40		60	ns
t _{AXQX}	Address Transition to Output Transition	5		5		ns

Table 3. READ Mode AC Characteristics


Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C; $V_{CC} = 4.75$ to 5.5V or 4.5 to 5.5V (except where noted).

WRITE Mode

The M48T08/18/08Y is in the WRITE Mode whenever \overline{W} , $\overline{E1}$, and E2 are active. The start of a WRITE is referenced from the latter occurring falling edge of \overline{W} or $\overline{E1}$, or the rising edge of E2. A <u>WRITE</u> is terminated by the earlier rising edge of \overline{W} or $\overline{E1}$, or the falling edge of E2. The addresses must be held valid throughout the cycle. $\overline{E1}$ or \overline{W} must return high or E2 low for a minimum of t_{E1HAX} or t_{E2LAX} from Chip Enable or t_{WHAX} from WRITE Enable prior to the initiation of another READ or WRITE Cycle. Data-in must be valid t_{DVWH} prior to the end of WRITE and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during WRITE Cycles to avoid bus contention; however, if the output bus has been activated by a low on E1 and \overline{G} and a high on E2, a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.







57

Figure 9. Chip Enable Controlled, WRITE AC Waveforms

			M48T08/M	48T18/T08	(
Symbol	Parameter ⁽¹⁾	-100/-1	I0 (T08Y)	-150/-1	5 (T08Y)	Unit
		Min	Max	Min	Max	
t _{AVAV}	WRITE Cycle Time	100		150		ns
tAVWL	Address Valid to WRITE Enable Low	0		0		ns
t _{AVE1L}	Address Valid to Chip Enable 1 Low	0		0		ns
t _{AVE2H}	Address Valid to Chip Enable 2 High	0		0		ns
t _{WLWH}	WRITE Enable Pulse Width	80		100		ns
t _{E1LE1H}	Chip Enable 1 Low to Chip Enable 1 High	80		130		ns
t _{E2HE2L}	Chip Enable 2 High to Chip Enable 2 Low	80		130		ns
t _{WHAX}	WRITE Enable High to Address Transition	10		10		ns
t _{E1HAX}	Chip Enable 1 High to Address Transition	10		10		ns
t _{E2LAX}	Chip Enable 2 Low to Address Transition	10		10		ns
t _{DVWH}	Input Valid to WRITE Enable High	50		70		ns
t _{DVE1H}	Input Valid to Chip Enable 1 High	50		70		ns
t _{DVE2L}	Input Valid to Chip Enable 2 Low	50		70		ns
tWHDX	WRITE Enable High to Input Transition	5		5		ns
t _{E1HDX}	Chip Enable 1 High to Input Transition	5		5		ns
t _{E2LDX}	Chip Enable 2 Low to Input Transition	5		5		ns
t _{WLQZ}	WRITE Enable Low to Output Hi-Z		50		70	ns
tavwh	Address Valid to WRITE Enable High	80		130		ns
t _{AVE1H}	Address Valid to Chip Enable 1 High	80		130		ns
t _{AVE2L}	Address Valid to Chip Enable 2 Low	80		130		ns
t _{WHQX}	WRITE Enable High to Output Transition	10		10		ns

Table 4. WRITE Mode AC Characteristics

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C; $V_{CC} = 4.75$ to 5.5V or 4.5 to 5.5V (except where noted).

Data Retention Mode

With valid V_{CC} applied, the M48T08/18/08Y operates as a conventional BYTEWIDE[™] static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance, and all inputs are treated as "Don't care."

Note: A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F. The M48T08/18/08Y may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO}, the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T08/18/08Y for an accumulated period of at least 10 years when V_{CC} is less than V_{SO}.

Note: Requires use of M4T32-BR12SH SNAPHAT[®] top when using the SOH28 package.

As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected and the power supply is switched to external V_{CC} .

Write protection continues until V_{CC} reaches V_{PFD} (min) plus t_{rec} (min). E1 should be kept high or E2 low as V_{CC} rises past V_{PFD} (min) to prevent inadvertent WRITE cycles prior to system stabilization. Normal RAM operation can resume t_{rec} after V_{CC} exceeds V_{PFD} (max).

For more information on Battery Storage Life refer to the Application Note AN1012.

Power-fail Interrupt Pin

The M48T08/18/08Y continuously monitors V_{CC}. When V_{CC} falls to the power-fail detect trip point, an interrupt is immediately generated. An internal clock provides a delay of between 10µs and 40µs before automatically deselecting the M48T08/18/08Y. The INT pin is an open drain output and requires an external pull up resistor, even if the interrupt output function is not being used.



CLOCK OPERATIONS

Reading the Clock

Updates to the TIMEKEEPER[®] registers should be halted before clock data is read to prevent reading data in transition. The BiPORT[™] TIME-KEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ Bit, the seventh bit in the control register. As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0.'

Setting the Clock

The eighth bit of the control register is the WRITE Bit. Setting the WRITE Bit to a '1,' like the READ Bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (on Table 5.). Resetting the WRITE Bit to a '0' then transfers the values of all time registers (1FF9h-1FFFh) to the actual TIMEKEEPER counters and allows normal operation to resume. The FT Bit and the bits marked as '0' in Table 5. must be written to '0' to allow for normal TIMEKEEPER and RAM operation.

See the Application Note AN923, "TIMEKEEPER[®] Rolling Into the 21st Century" for information on Century Rollover.

Table 5. Register Map

Address D7				Da	ita				Functior	n/Range
	D7	D6	D5	D4	D3	D2	D1	D0	BCD Format	
1FFFh		10 Years			Year			Year	00-99	
1FFEh	0	0	0	10 M	Month				Month	01-12
1FFDh	0	0	10 [Date	Date			Date	01-31	
1FFCh	0	FT	0	0	0	0 Day		Day	01-07	
1FFBh	0	0	10 H	lours	Hours			Hours	00-23	
1FFAh	0	1	0 Minute	S	Minutes			Minutes	00-59	
1FF9h	ST	1	0 Second	ls	Seconds			Seconds	00-59	
1FF8h	W	R	S		Calibration			Control		

Keys: S = SIGN Bit

FT = FREQUENCY TEST Bit (Set to '0' for normal clock operation)

R = READ Bit

W = WRITE Bit

ST = STOP Bit

0 = Must be set to '0'

Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP Bit (ST) is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T08/18/08Y (in the PCDIP28 package) is shipped from STMicroelectronics with the STOP Bit set to a '1.' When reset to a '0,' the M48T08/18/08Y oscillator starts within one second.

Note: To guarantee oscillator start-up after initial power-up, first write the STOP Bit (ST) to '1,' then reset to '0.'

Calibrating the Clock

The M48T08/18/08Y is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. A typical M48T08/18/08Y is accurate within 1 minute per month at 25°C without calibration. The devices are tested not to exceed \pm 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about \pm 1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T08/18/08Y improves to better than +1/-2 ppm at 25°C.

The oscillation rate of any crystal changes with temperature. Figure 10., page 15 shows the frequency error that can be expected at various temperatures. Most clock chips compensate for crystal frequency and temperature shift error with cumbersome "trim" capacitors. The M48T08/18/ 08Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 11., page 15. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five-bit Calibration Byte found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration Byte occupies the five lower order bits in the Control register. This byte can be set to represent any value between 0 and 31 in binary form. The sixth bit is the Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles; that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768Hz, each of the 31 increments in the Calibration Byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T08/18/08Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the Calibration Byte.

The second approach is better suited to a manufacturing environment, and involves the use of standard test equipment. When the Frequency Test (FT) Bit, the seventh-most significant bit in the Day Register, is set to a '1,' and the oscillator is running at 32,768 Hz, the LSB (DQ0) of the Seconds Register will toggle at 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction.

Note: Setting or changing the Calibration Byte does not affect the Frequency Test output frequency. The device must be selected and addresses must be stable at Address 1FF9h when reading the 512 Hz on DQ0.

The LSB of the Seconds Register is monitored by holding the M48T08/18/08Y in an extended READ of the Seconds Register, but without having the READ Bit set. The FT Bit MUST be reset to '0' for normal clock operations to resume.

For more information on calibration, see the Application Note AN934, "TIMEKEEPER" Calibration."









Figure 11. Clock Calibration






V_{CC} Noise And Negative Going Transients

I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1μ F (as shown in Figure 12.) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 12. Supply Voltage Protection



MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect dealso vice reliability. Refer to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	-40 to 85	°C
T _{SLD} ^(1,2,3)	Lead Solder Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltages	–0.3 to 7	V
V _{CC}	Supply Voltage	–0.3 to 7	V
lo	Output Current	20	mA
PD	Power Dissipation	1	W

Table 6. Absolute Maximum Ratings

Note: 1. For DIP package: Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

2. For SO package, standard (SnPb) lead finish: Reflow at peak temperature of 225°C (total thermal budget not to exceed 180°C for between 90 to 150 seconds). 3. For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C

for greater than 30 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode. CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and AC Measurement Conditions

Parameter	M48T08	M48T18/T08Y	Unit
Supply Voltage (V _{CC})	4.75 to 5.5	4.5 to 5.5	V
Ambient Operating Temperature (T _A)	0 to 70	0 to 70	°C
Load Capacitance (CL)	100 100		pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 13. AC Testing Load Circuit




Table 8. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
C _{IN}	Input Capacitance		10	pF
C _{IO} ⁽³⁾	Input / Output Capacitance		10	pF

Note: 1. Effective capacitance measured with power supply at 5V; sampled only, not 100% tested.

2. At 25°C, f = 1MHz.

3. Outputs deselected.

Symbol	Parameter	T e et O en d'éte (1)	M48T08/M	Unit		
Symbol	Farameter	Test Condition ⁽¹⁾	Min	Max	Unit	
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ	
I _{LO} ⁽²⁾	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±1	μA	
Icc	Supply Current	Outputs open		80	mA	
I _{CC1} ⁽³⁾	Supply Current (Standby) TTL	$\overline{E1} = V_{IH}, E2 = V_{IL}$		3	mA	
I _{CC2} ⁽³⁾	Supply Current (Standby) CMOS	$\overline{E1} = V_{CC} - 0.2V,$ $E2 = V_{SS} + 0.2V$		3	mA	
V _{IL}	Input Low Voltage		-0.3	0.8	V	
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	V	
	Output Low Voltage	I _{OL} = 2.1mA		0.4	V	
V _{OL}	Output Low Voltage (INT) ⁽⁴⁾	I _{OL} = 0.5mA		0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.4		V	

Table 9. DC Characteristics

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).
2. Outputs deselected.
3. Measured with Control Bits set as follows: R = '1'; W, ST, FT = '0.'
4. The INT pin is Open Drain.






Figure 14. Power Down/Up Mode AC Waveforms

Note: Inputs may or may not be recognized at this time. Caution should be taken to keep E1 high or E2 low as V_{CC} rises past V_{PFD} (min). Some systems may perform inadvertent WRITE cycles after V_{CC} rises above V_{PFD} (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system clock is running.

Symbol	Parameter ⁽¹⁾	Min	Мах	Unit
t _{PD}	$\overline{E1}$ or \overline{W} at V _{IH} or E2 at V _{IL} before Power Down	0		μs
t _F ⁽²⁾	V_{PFD} (max) to V_{PFD} (min) V_{CC} Fall Time	300		μs
t _{FB} ⁽³⁾	V_{PFD} (min) to V_{SS} V_{CC} Fall Time	10		μs
t _R	V_{PFD} (min) to V_{PFD} (max) V_{CC} Rise Time	0		μs
t _{RB}	V_{SS} to V_{PFD} (min) V_{CC} Rise Time	1		μs
t _{rec}	$\overline{E1}$ or \overline{W} at V _{IH} or E2 at V _{IL} before Power Up	1		ms
t _{PFX}	INT Low to Auto Deselect	10	40	μs
t _{PFH}	V _{PFD} (max) to INT High		120	μs

Table 10. Power Down/Up AC Characteristics

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C; $V_{CC} = 4.75$ to 5.5V or 4.5 to 5.5V (except where noted).

2. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after VCC passes V_{PFD} (min).

3. VPFD (min) to VSS fall time of less than tFB may cause corruption of RAM data.

Table 11. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter ^(1,2)		Min	Тур	Max	Unit
VPFD Power-fail Deselect Voltage		M48T08	4.5	4.6	4.75	V
V _{PFD}	M48T18/T08Y		4.2	4.3	4.5	V
V _{SO}	Battery Back-up Switchover Voltage			3.0		V
t _{DR}	Expected Data Retention Time		10 ⁽³⁾			YEARS

Note: 1. All voltages referenced to V_{SS}

2. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C; $V_{CC} = 4.75$ to 5.5V or 4.5 to 5.5V (except where noted). 3. At 55°C, $V_{CC} = 0V$; $t_{DR} = 8.5$ years (typ) at 70°C. Requires use of M4T32-BR12SH SNAPHAT[®] top when using the SOH28 package.



PACKAGE MECHANICAL INFORMATION




Figure 15. PCDIP28 – 28-pin Plastic DIP, battery CAPHAT, Package Outline

Note: Drawing is not to scale.

57

Table 12. PCDIP28 – 28-pin Plastic DIP, battery CAPHAT, Package Mechanical Data

Quark		mm			inches	
Symb	Тур	Min	Max	Тур	Min	Max
А		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
Е		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		29.72	36.32		1.170	1.430
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
Ν		28			28	

21/27




Figure 16. SOH28 – 28-lead Plastic Small Outline, 4-socket battery SNAPHAT, Package Outline

Note: Drawing is not to scale.

Table 13. SOH28 – 28-lead Plastic SO, 4-socket battery SNAPHAT, Package Mech. Data

Sumh	mm			inches			
Symb	Тур	Min	Max	Тур	Min	Max	
A			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.51		0.014	0.020	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
е	1.27	-	-	0.050	-	-	
eB		3.20	3.61		0.126	0.142	
н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
α		0°	8°		0°	8°	
N		28			28		
СР			0.10			0.004	




Figure 17. SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Outline

Note: Drawing is not to scale.

Table 14. SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Mech. Data

Symb	mm			inches		
Symb	Тур	Min	Max	Тур	Min	Max
A			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090




Figure 18. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Outline

Note: Drawing is not to scale.

Table 15. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Mech. Data

Symb	mm			inches		
Synib	Тур	Min	Max	Тур	Min	Max
A			10.54			0.415
A1		8.00	8.51		0.315	.0335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	.0710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

A7/

24/27

PART NUMBERING

Table 16. Ordering Information Scheme

Example:	M48T	18	-100	PC	1	E
Device Type						
M48T						
Supply Voltage and Write Protect Voltage						
$08^{(1)} = V_{CC} = 4.75$ to 5.5V; $V_{PFD} = 4.5$ to 4.75V						
18/08Y = V_{CC} = 4.5 to 5.5V; V _{PFD} = 4.2 to 4.5V						
Speed						
-100 = 100ns						
-150 = 150ns						
-10 = 100ns (M48T08Y)						
Package						
PC ⁽¹⁾ = PCDIP28						
$MH^{(2)} = SOH28$						
Temperature Range						
1 = 0 to 70°C						
Shipping Method						

For SOH28:

blank = Tubes (Not for New Design - Use E)

E = ECOPACK Package, Tubes

F = ECOPACK Package, Tape & Reel

TR = Tape & Reel (Not for New Design - Use F)

For PCDIP28:

blank = ECOPACK Package, Tubes

- Note: 1. The M48T08/18 part is offered with the PCDIP28 (e.g., CAPHAT[™]) package only. 2. The SOIC package (SOH28) requires the SNAPHAT[®] battery/crystal package which is ordered separately under the part number "M4TXX-BR12SH" in plastic tube or "M4TXX-BR12SHTR" in Tape & Reel form (see Table 17.). The M48T08Y part is offered in the SOH28 (SNAPHAT) package only.

Caution: Do not place the SNAPHAT battery package "M4TXX-BR12SH" in conductive foam as it will drain the lithium button-cell batterv.

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 17	. SNAPHAT	Battery Table
----------	-----------	---------------

Part Number	Description	Package
M4T28-BR12SH	Lithium Battery (48mAh) SNAPHAT	SH
M4T32-BR12SH	Lithium Battery (120mAh) SNAPHAT	SH

REVISION HISTORY

Table 18. Document Revision History

Date	Version	Revision Details
December 1999	1.0	First Issue
07-Feb-00	2.0	From Preliminary Data to Data Sheet; Battery Low Flag paragraph changed; 100ns speed class identifier changed (Tables 3, 4)
11-Jul-00	2.1	t _{FB} changed (Table 10); Watchdog Timer paragraph changed
16-Jul-01	3.0	Reformatted; SNAPHAT battery table added (Table 17); added temp./voltage info. to tables (Tables 8, 9, 3, 4, 10, 11)
01-Aug-01	3.1	Reference to App. Note corrected in "Calibrating the Clock" section
21-Dec-01	3.2	Changes to text in document to reflect addition of M48T08Y option
06-Mar-02	3.3	Fix Ordering Information table and add to footnote (Table 16)
20-May-02	3.4	Modify reflow time and temperature footnotes (Table 6)
29-Aug-02	3.5	t _{DR} specification temperature updated (Table 11)
28-Mar-03	4.0	v2.2 template applied; updated test conditions (Table 10)
10-Dec-03	5.0	Reformatted
30-Mar-04	6.0	Reformatted; Lead-free (Pb-free) information package update (Table 6, 16)
13-Dec-05	7.0	Updated template, Lead-free information, removed footnote (Table 9, 16)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com