3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

IDT71V416YS IDT71V416YL

Features

- 256K x 16 advanced high-speed CMOS Static RAM
- ◆ JEDEC Center Power / GND pinout for reduced noise.
- Equal access and cycle times
 - Commercial and Industrial: 10/12/15ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin, 400 mil plastic SOJ package and a 44pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.


Description

The IDT71V416 is a 4,194,304-bit high-speed Static RAM organized as 256K x 16. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V416 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V416 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V416 is packaged in a 44-pin, 400 mil Plastic SOJ and a 44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.

Functional Block Diagram



JULY 2004

Pin Configurations - SOJ/TSOP

A0 A17 44 Α1 2 43 A16 A2 3 42 A15 ŌĒ АЗ 41 BHE 40 A4 **BLE** $\overline{\mathsf{CS}}$ 39 6 1/O 0 L 38 I/O 15 7 I/O 1 [37 I/O 14 8 1/O 2 ^l I/O 13 9 36 I/O 3] I/O 12 10 35 SO44-1 VDD 11 34 Vss SO44-2 Vss 12 33 VDD I/O 4 32 I/O 11 13 I/O 5 L 31 I/O 10 14 □ I/O 9 1/06 30 15 1/0 7] 1/0 8 29 16 $\overline{\mathsf{WE}}$ 17 28 NC* 18 27 A14 Α5 19 26 A13 A6 ☐ A12 25 Α7 20 A11 Α8 21 24 A9 22 23 J A10

*Pin 28 can either be a NC or connected to Vss

Top View

Pin Descriptions

A0 - A17	Address Inputs	Input
CS	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O0 - I/O15	Data Input/Output	I/O
VDD	3.3V Power	Pwr
Vss	Ground	Gnd

6442 tbl 01

Pin Configurations - 48 BGA

	1	2	3	4	5	6
Α	BLE	Œ	Ao	A 1	A2	NC
В	I/Oo	BHE	Аз	A 4	ĊŚ	I/O8
С	I/O ₁	1/02	A 5	A 6	I /O10	I/O9
D	Vss	I/O3	A 17	A 7	I /O ₁₁	VDD
Ε	Vdd	I/O4	NC	A 16	I /O12	Vss
F	I/O ₆	I/O ₅	A 14	A 15	I /O13	I/O14
G	I /O ₇	NC	A 12	A 13	WE	I/O ₁₅
Н	NC	A8	А9	A 10	A 11	NC

6442 tbl 11

SOJ Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Sym	bol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cı	N	Input Capacitance	VIN = 3dV	7	pF
Cv	0	VO Capacitance	Vout = 3dV	8	pF

6442 tbl 02

48 BGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

1. This parameter is guaranteed by device characterization, but not production

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
VDD	Supply Voltage Relative to Vss	-0.5 to +4.6	V
Vin, Vout	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	۰C
Рт	Power Dissipation	1	W
Юит	DC Output Current	50	mA

6442 tbl 04

NOTE

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Temperature and Supply Voltage

Grade Temperature		Vss	Vdd
Commercial	0°C to +70°C	0V	See Below
Industrial	-40°C to +85°C	0V	See Below

6442 tbl 05

6442 tbl 06

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage	2.0	1	V _{DD} +0.3 ⁽¹⁾	V
VIL	Input Low Voltage	-0.3 ⁽²⁾	_	0.8	٧

NOTES:

- 1. VIH (max.) = VDD+2V for pulse width less than 5ns, once per cycle.
- 2. VIL (min.) = -2V for pulse width less than 5ns, once per cycle.

Truth Table⁽¹⁾

<u>cs</u>	ŌĒ	WE	BLE	BHE	1/00-1/07	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAout	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Χ	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTF:

1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

6442 tbl 03

DC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

			IDT71V416		
Symbol	Parameter	Test Conditions		Мах.	Unit
lu	Input Leakage Current	Vcc = Max., VIN = Vss to VDD		5	μA
llo	Output Leakage Current	$V_{DD} = Max., \overline{CS} = V_{IH}, V_{OUT} = V_{SS} \text{ to } V_{DD}$		5	μA
Vol	Output Low Voltage	IOL = 8mA, VDD = Min.	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA, VDD = Min.	2.4	_	V

6442 tbl 07

DC Electrical Characteristics (1, 2, 3)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

			71V41	6S/L10	71V41	6S/L12	71V41	6S/L15	
Symbol	Parameter		Com'l.	Ind. ⁽⁵⁾	Com'l.	Ind.	Com'l.	Ind.	Unit
lcc	Dynamic Operating Current $\overline{CS} \leq V_{LC}$, Outputs Open, $V_{DD} = Max_{., f} = f_{MAX}^{(4)}$	S	200	200	180	180	170	170	mA
		L	180	-	170	170	160	160	
lsB			70	70	60	60	50	50	mA
	$\overline{CS} \ge VHC$, Outputs Open, $VDD = Max.$, $f = fMax^{(4)}$	L	50	_	45	45	40	40	
ISB1			20	20	20	20	20	20	mA
	$\overline{CS} \ge VHC$, Outputs Open, $VDD = Max.$, $f = 0^{(4)}$	L	10	_	10	10	10	10	

6442 tbl 08 NOTES:

- 1. All values are maximum guaranteed values.
- 2. All inputs switch between 0.2V (Low) and VDD -0.2V (High).
- 3. Power specifications are preliminary.
- 4. fMAX = 1/trc (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.
- 5. Standard power 10ns (S10) speed grade only.

AC Test Loads






Figure 1. AC Test Load



Δtaa, tacs (Typical, ns)

Figure 3. Output Capacitive Derating

8 20 40 60 80 100 120 140 160 180 200 CAPACITANCE (pF)



*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	Figures 1,2 and 3

6442 tbl 09

AC Electrical Characteristics


(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

		71V416	S/L10 ⁽²⁾	71V416S/L12		71V416S/L15		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE	<u> </u>							
trc	Read Cycle Time	10	_	12	_	15	_	ns
taa	Address Access Time	_	10	_	12		15	ns
tacs	Chip Select Access Time	_	10	_	12		15	ns
tcLz ⁽¹⁾	Chip Select Low to Output in Low-Z	4	_	4	_	4	_	ns
tcHz ⁽¹⁾	Chip Select High to Output in High-Z	_	5	_	6		7	ns
toe	Output Enable Low to Output Valid	_	5	_	6		7	ns
tolz ⁽¹⁾	Output Enable Low to Output in Low-Z	0	_	0	_	0	_	ns
tонz ⁽¹⁾	Output Enable High to Output in High-Z	_	5	_	6		7	ns
tон	Output Hold from Address Change	4	_	4	_	4	_	ns
tве	Byte Enable Low to Output Valid	_	5	_	6		7	ns
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	_	0	_	0	_	ns
tBHZ ⁽¹⁾	Byte Enable High to Output in High-Z	_	5	_	6		7	ns
WRITE CYCL	E			-				
twc	Write Cycle Time	10	_	12	_	15		ns
taw	Address Valid to End of Write	8	_	8	_	10		ns
tcw	Chip Select Low to End of Write	8	_	8	_	10		ns
tвw	Byte Enable Low to End of Write	8	_	8	_	10		ns
tas	Address Set-up Time	0	_	0	_	0		ns
twr	Address Hold from End of Write	0	_	0	_	0	_	ns
twp	Write Pulse Width	8	_	8	_	10	_	ns
tow	Data Valid to End of Write	5	_	6	_	7	_	ns
toн	Data Hold Time	0		0	_	0		ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	3	_	3	_	3	_	ns
twhz ⁽¹⁾	Write Enable Low to Output in High-Z	_	6		7		7	ns

6442 tbl 10


- 1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
- 2. Low power 10ns (L10) speed 0°C to +70°C temperature range only.

Timing Waveform of Read Cycle No. 1(1,2,3)



- WE is HIGH for Read Cycle.
 Device is continuously selected, S is LOW.
- 3. $\overline{\text{OE}}$, $\overline{\text{BHE}}$, and $\overline{\text{BLE}}$ are LOW.


Timing Waveform of Read Cycle No. 2⁽¹⁾



NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$, $\overline{\text{BHE}}$, or $\overline{\text{BLE}}$ transition LOW; otherwise tax is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- 2. $\overline{\text{OE}}$ is continuously HIGH. If during a $\overline{\text{WE}}$ controlled write cycle $\overline{\text{OE}}$ is LOW, twp must be greater than or equal to tw+z + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,3)




Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,3)



NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- During this period, I/O pins are in the output state, and input signals must not be applied.
 If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.

Ordering Information



^{*} Commercial only for low power 10ns (L10) speed grade.

6442 drw 11a

Datasheet Document History

Released datasheet 10/13/03

07/30/04 Added "Restricted hazardous substance device" to ordering information. p.8



for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: sramhelp@idt.com 800-544-7726