

## ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

## GENERAL DESCRIPTION



The ICS843101I-100 is a low phase-noise frequency margining synthesizer with frequency margining capability and is a member of the HiPerClockS<sup>™</sup> family of high performance clock solutions from ICS. In the default mode,


the device nominally generates a 100MHz LVPECL output clock signal from a 24MHz crystal input. There is also a frequency margining mode available where the device can be programmed, using the serial interface, to vary the output frequency up or down from nominal in 2% steps. The ICS843101I-100 is provided in a 16-pin TSSOP.

### **F**EATURES

- · 100MHz nominal LVPECL output
- Selectable crystal oscillator interface designed for 24MHz, 18pF parallel resonant crystal or LVCMOS/LVTTL single-ended input
- Output frequency can be varied in 2% steps ± from nominal
- VCO range: 540MHz 680MHz
- RMS phase jitter @ 100MHz, using a 24MHz crystal (1.875MHz - 20MHz): 0.55ps (typical)
- Output supply modes Core/Output 3.3V/3.3V 3.3V/2.5V 2.5V/2.5V
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-complaint packages

## **BLOCK DIAGRAM**

## PIN ASSIGNMENT



The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



## ICS843101I-100

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### FUNCTIONAL DESCRIPTION

The ICS843101I-100 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A 24MHz fundamental crystal is used as the input to the on chip oscillator. The output of the oscillator is fed into the pre-divider. In frequency margining mode, the 24MHz crystal frequency is divided by 2 and a 12MHz reference frequency is applied to the phase detector. The VCO of the PLL operates over a range of 540MHz to 680MHz. The output of the M divider is also applied to the phase detector.

The default mode for the ICS843101I-100 is 100MHz output frequency using a 24MHz crystal. The output frequency can be changed by placing the device into the margining mode using the mode pin and using the serial interface to program the M feedback divider. Frequency margining mode operation occurs when the MODE input is HIGH. The phase detector and the M divider force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M

(either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by an output divider prior to being sent to the LVPECL output buffer. The divider provides a 50% output duty cycle. The relationship between the crystal input frequency, the M divider, the VCO frequency and the output frequency is provided in Table 1. When changing back from frequency margining mode to nominal mode, the device will return to the default nominal configuration that will provide 100MHz output frequency.

Serial operation occurs when S\_LOAD is HIGH. Serial data can be loaded in either the default mode or the frequency margining mode. The 6-bit shift register is loaded by sampling the S\_DATA bits with the rising edge of S\_CLOCK. After shifting in the 6-bit M divider value, S\_LOAD is transitioned from HIGH to LOW which latches the contents of the shift-register into the M divider control register. When S\_LOAD is LOW, any transitions of S\_CLOCK or S\_DATA are ignored.

TABLE 1. FREQUENCY MARGIN FUNCTION TABLE

XTAL (MHz)	Pre-Divider (P)	Reference Frequency (MHz)	Feedback Divider (M)	M-Data (Binary)	VCO (MHz)	Output Divider (N)	Output Frequency (MHz)	% Change
24	2	12	45	101101	540	6	90	-10.0
24	2	12	46	101110	552	6	92	-8.0
24	2	12	47	101111	564	6	94	-6.0
24	2	12	48	110000	576	6	96	-4.0
24	2	12	49	110001	588	6	98	-2.0
24	2	12	50	110010	600	6	100	Nominal Mode
24	2	12	51	110011	612	6	102	2.0
24	2	12	52	110100	624	6	104	4.0
24	2	12	53	110101	636	6	106	6.0
24	2	12	54	110110	648	6	108	8.0
24	2	12	55	110111	660	6	110	10.0

#### SERIAL LOADING




FIGURE 1. SERIAL LOAD OPERATIONS



# ICS843101I-100

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### TABLE 2. PIN DESCRIPTIONS

Νυμ βερ	Νομ ε	T	ψπε	Δεσχριππον
1, 12	$V_{\text{EE}}$	Power		Negative supply pins.
2	S_LOAD	Input	Pulldown	Controls the operation of the Serial input. LVCMOS/LVTTL interface levels.
3	S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.
4	S_CLOCK	Input	Pulldown	Clock in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.
5	SEL	Input	Pulldown	Select pin. When HIGH, selects CLK input. When LOW, selects XTAL inputs. LVCMOS/LVTTL interface levels.
6	OE	Input	Pullup	Output enable pin. Controls enabling and disabling of Q/nQ outputs. LVCMOS/LVTTL interface levels
7	$V_{CCA}$	Power		Analog supply pin.
8	$V_{cc}$	Power		Core supply pin.
9, 10	XTAL_IN, XTAL_OUT	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
11	CLK	Input	Pulldown	LVCMOS/LVTTL clock input.
13, 14	nQ, Q	Ouput		Differential output pair. LVPECL interface levels.
15	$V_{cco}$	Power		Output supply pin.
16	MODE	Input	Pulldown	MODE pin. LOW = default mode. HIGH = frequency margining mode. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 3. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>PULLUP</sub>	Input Pulldown Resistor			51		kΩ



# ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### TABLE 4A. OE CONTROL INPUT FUNCTION TABLE

Input	Outputs
OE	Q, nQ
0	HiZ
1	Enabled

#### TABLE 4B. SEL CONTROL INPUT FUNCTION TABLE

Input				
SEL Selected Source				
0	XTAL_IN, XTAL_OUT			
1	CLK			

TABLE 4C. MODE CONTROL INPUT FUNCTION TABLE

Input	Condition
Mode	Q, nQ
0	Default Mode
1	Frequency Margining Mode

TABLE 4D. SERIAL MODE FUNCTION TABLE

Inputs			Conditions
S_LOAD	S_CLOCK	S_DATA	Conditions
L	Х	Х	Serial inputs are ignored.
Н	<b>↑</b>	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
$\downarrow$	L	Х	Contents of the shift register are latched.

NOTE: L = LOW

H = HIGH

X = Don't care

 $\uparrow$  = Rising edge transition  $\downarrow$  = Falling edge transition



# ICS843101I-100

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_{l}$  -0.5V to  $V_{CC}$  + 0.5V

Outputs, Io

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  89°C/W (0 Ifpm) Storage Temperature,  $T_{STG}$  -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 5A. Power Supply DC Characteristics,**  $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>cco</sub>	Output Supply Voltage		3.135	3.3	3.465	٧
I <sub>EE</sub>	Power Supply Current			92		mA
I <sub>cc</sub>	Core Supply Current			78		mA
I <sub>CCA</sub>	Analog Supply Current			7		mA
I <sub>cco</sub>	Output Supply Current			4		mA

Table 5B. Power Supply DC Characteristics,  $V_{cc} = V_{cca} = 3.3V \pm 5\%$ ,  $V_{cco} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C to 85°C to 85°C to 85°C.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>cco</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current			90		mA
I <sub>cc</sub>	Core Supply Current			78		mA
I <sub>CCA</sub>	Analog Supply Current			7		mA
I <sub>cco</sub>	Output Supply Current			4		mA

Table 5C. Power Supply DC Characteristics,  $V_{CC} = V_{CCA} = V_{CCO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>CCA</sub>	Analog Supply Voltage		2.375	2.5	2.625	V
V <sub>cco</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current			84		mA
I <sub>cc</sub>	Core Supply Current			74		mA
I <sub>CCA</sub>	Analog Supply Current			7		mA
I <sub>cco</sub>	Output Supply Current			3		mA



# ICS843101I-100

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

### TABLE 5D. LVCMOS / LVTTL DC CHARACTERISTICS, TA = -40°C TO 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{CC} = 3.3V$	2		V <sub>cc</sub> + 0.3	V
V <sub>IH</sub>			$V_{CC} = 2.5V$	1.7		$V_{cc} + 0.3$	V
V	Input Low Voltage		$V_{CC} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Imput Low voltage		$V_{CC} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input	CLK, SEL, S_LOAD, S_CLOCK, S_DATA, MODE	$V_{CC} = V_{IN} = 3.465$ or 2.625V			150	μΑ
III	High Current	OE	$V_{CC} = V_{IN} = 3.465$ or 2.625V			V <sub>CC</sub> + 0.3 0.8 0.7	μΑ
I <sub>IL</sub>	Input	CLK, SEL, S_LOAD, S_CLOCK, S_DATA, MODE	$V_{CC} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-5			μΑ
TL	Low Current	OE	$V_{CC} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150	V <sub>cc</sub> + 0.3  0.8  0.7  150  5	μΑ	
Δt/Δν	Input Transistion Rise/Fall Rate	OE, SEL, S_CLOCK, S_DATA, S_LOAD, MODE				20	ns/v

#### Table 5E. LVPECL DC Characteristics, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco</sub> - 1.4		V <sub>cco</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cco</sub> - 2.0		V <sub>cco</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{\!\scriptscriptstyle CCO}$  - 2V.

## TABLE 6. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fu	ındamenta	ıl	
Frequency			24		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				100	μW

NOTE: Characterized using an 18pF parallel resonant crystal.

#### TABLE 7. INPUT FREQUENCY CHARACTERISTICS, TA = -40°C TO 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
11 1_	Input Frequency	CLK			24		MHz
		XTAL_IN/XTAL_OUT			24		MHz
		S_CLOCK				50	MHz



# ICS843101I-100

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

Table 8A. AC Characteristics,  $V_{CC} = V_{CCA} = V_{CCO} = 3.3 V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency				100		MHz
<i>t</i> jit(Ø)	RMS Phase Jitter; NOTE 1		Mode = LOW 100MHz, (1.875MHz - 20MHz)		0.55		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time		20% to 80%		475		ps
odc	Output Duty Cycle				50		%
	Catua Tima	S_DATA to S_CLOCK		10			ns
ι <sub>s</sub>	Setup Time	S_CLOCK to S_LOAD		10			ns
t <sub>H</sub>	Hold Time	S_DATA to S_CLOCK		10			ns

NOTE 1: Characterized using a 25MHz crystal.

Table 8B. AC Characteristics,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ ,  $V_{CCO} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency				100		MHz
<i>t</i> jit(Ø)	RMS Phase Jitter; NOTE 1		Mode = LOW 100MHz, (1.875MHz - 20MHz)		0.55		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time		20% to 80%		442		ps
odc	Output Duty Cycle				50		%
	Catus Times	S_DATA to S_CLOCK		10			ns
ι <sub>s</sub>	Setup Time	S_CLOCK to S_LOAD		10			ns
t <sub>H</sub>	Hold Time	S_DATA to S_CLOCK		10			ns

NOTE 1: Characterized using a 25MHz crystal.

Table 8C. AC Characteristics,  $V_{CC} = V_{CCA} = V_{CCO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency				100		MHz
tjit(Ø)	RMS Phase Jitter; NOTE 1		Mode = LOW 100MHz, (1.875MHz - 20MHz)		0.55		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time		20% to 80%		405		ps
odc	Output Duty Cycle				50		%
	Catus Time	S_DATA to S_CLOCK		10			ns
ι <sub>s</sub>	Setup Time	S_CLOCK to S_LOAD		10			ns
t <sub>H</sub>	Hold Time	S_DATA to S_CLOCK		10			ns


NOTE 1: Characterized using a 25MHz crystal.



# ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

## Typical Phase Noise at 100MHz (3.3V)





OFFSET FREQUENCY (Hz)

# ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer


## PARAMETER MEASUREMENT INFORMATION






#### 3.3V Core/3.3V OUTPUT LOAD ACTEST CIRCUIT


#### 3.3V Core/2.5V OUTPUT LOAD ACTEST CIRCUIT






## 2.5V CORE/2.5V OUTPUT LOAD ACTEST CIRCUIT

### RMS PHASE JITTER





### OUTPUT RISE/FALL TIME

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



## ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

## **APPLICATION INFORMATION**

### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843101I-100 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm CC}, V_{\rm CCA},$  and  $V_{\rm CCO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm CCA}$ . The  $10\Omega$  resistor can also be replaced by a ferrite bead.





FIGURE 2. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS843101I-100 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 3* below were determined using a 24MHz, 18pF par-

allel resonant crystal and were chosen to minimize the ppm error.





## ICS843101I-100

## FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### CRYSTAL INPUT:

input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **CLK INPUT:**

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **O**UTPUTS:

#### LVPECL OUTPUT

For applications not requiring the use of the crystal oscillator All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These

 $Z_0 = 50\Omega$ FIN  $Z_0 = 50\Omega$  $50\Omega$ 500 V<sub>CC</sub> - 2V

FIGURE 4A. LVPECL OUTPUT TERMINATION

outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4B. LVPECL OUTPUT TERMINATION



# ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### **TERMINATION FOR 2.5V LVPECL OUTPUT**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>CC</sub> - 2V. For V<sub>CC</sub> = 2.5V, the V<sub>CC</sub> - 2V is

very close to ground level. The R3 in Figure 4B can be eliminated and the termination is shown in  $\it Figure~4C.$ 




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE



## ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS843101I-100. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843101I-100 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.465V \* 92mA = 318.78mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power  $_{MAX}$  (3.63V, with all outputs switching) = 318.78mW + 30mW = 348.78mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{TM}$  devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj =  $\theta_{IA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{1\Delta}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$  Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\rm JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 81.8°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.349\text{W} * 81.8^{\circ}\text{C/W} = 113.5^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance  $\theta_{\text{JA}}$  for 16-pin TSSOP, Forced Convection

## $\theta_{JA}$ by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards137.1°C/W118.2°C/W106.8°C/WMulti-Layer PCB, JEDEC Standard Test Boards89.0°C/W81.8°C/W78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


# ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CCO}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.9V$$
 
$$(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} - 1.7V$$

$$(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.
Pd L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

## RELIABILITY INFORMATION

Table 9.  $\theta_{\text{JA}}$ vs. Air Flow Table for 16 Lead TSSOP

## θ<sub>1A</sub> by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards137.1°C/W118.2°C/W106.8°C/WMulti-Layer PCB, JEDEC Standard Test Boards89.0°C/W81.8°C/W78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS843101I-100 is: 4093

# ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 10. PACKAGE DIMENSIONS

SYMBOL	Millin	neters		
OTMBOL	Minimum	Maximum		
N	16			
Α		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	4.90	5.10		
Е	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



## ICS843101I-100

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVPECL 100MHz Frequency Margining Synthesizer

#### TABLE 11. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS843101IAG-100	TBD	16 Lead TSSOP	tube	-40°C to 85°C
ICS843101IAG-100T	TBD	16 Lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS843101IAG-100LF	TBD	16 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS843101IAG-100LFT	TBD	16 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS complaint.

The aforementioned trademarks, HiPerClockS and FemtoClocks are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.