

Data Sheet July 11, 2007 FN6145.2


Dual and Quad Micropower Single Supply Rail-to-Rail Input and Output (RRIO) Op-Amp


The ISL28278 and ISL28478 are dual and quad channel micropower operational amplifiers optimized for single supply operation over the 2.4V to 5V range. They can be operated from one lithium cell or two Ni-Cd batteries. For equivalent performance in a single channel op-amp reference EL8178.

These devices feature an Input Range Enhancement Circuit (IREC) which enables them to maintain CMRR performance for input voltages 10% above the positive supply rail and to 100mV below the negative supply. The output operation is rail to rail

The ISL28278 and ISL28478 draw minimal supply current while meeting excellent DC-accuracy, AC-performance, noise and output drive specifications. The ISL28278 contains a power down enable pin that reduces the power supply current to typically $4\mu A$ in the disabled state.

Pinouts





Features

- Low power 120µA typical supply current (ISL28278)
- 225μV max offset voltage
- 30pA max input bias current
- 300kHz typical gain-bandwidth product
- 105dB typical PSRR
- 100dB typical CMRR
- · Single supply operation down to 2.4V
- Input is capable of swinging above V+ and below V-(ground sensing)
- Rail-to-rail input and output (RRIO)
- · Enable Pin (ISL28278 only)
- Pb-free plus anneal available (RoHS compliant)

Applications

- · Battery- or solar-powered systems
- 4mA to 25mA current loops
- · Handheld consumer products
- Medical devices
- Thermocouple amplifiers
- · Photodiode pre-amps
- · pH probe amplifiers

Ordering Information

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #	
ISL28278FAZ*	28278FAZ	16 Ld QSOP	MDP0040	
ISL28478FAZ*	28478FAZ	16 Ld QSOP	MDP0040	

^{*&}quot;-T7" suffix is for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings $(T_A = +25^{\circ}C)$

Supply Voltage, V ₋ to V ₊
Supply Turn On Voltage Slew Rate 1V/µs
Differential Input Current
Differential Input Voltage
Input Voltage
ESD Tolerance
Human Body Model
Machine Model

Thermal Information

Thermal Resistance	θ _{JA} (°C/W)
16 Ld QSOP Package	112
Output Short-Circuit Duration	Indefinite
Ambient Operating Temperature Range40°	C to +125°C
Storage Temperature Range 65°	C to +150°C
Operating Junction Temperature	+125°C
Pb-free reflow profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$, $T_{A} = +25^{\circ}C$ unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C, temperature data established by characterization

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	TYP	MAX (Note 1)	UNIT
DC SPECIFICA	TIONS	<u>'</u>	I	ı	1	
V _{OS}	Input Offset Voltage		-225 -450	±0.20	225 450	μV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage vs Temperature			1.0		μV/°C
los	Input Offset Current	-40°C to +85°C	-30 -80	±5	30 80	рА
l _B	Input Bias Current	-40°C to +85°C	-30 -80	±10	30 80	pA
CMIR	Common-Mode Voltage Range	Guaranteed by CMRR	0		5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 5V	80 75	100		dB
PSRR	Power Supply Rejection Ratio	V+ = 2.4V to 5V	85 80	105		dB
A _{VOL}	Large Signal Voltage Gain	$V_O = 0.5V$ to 4.5V, $R_L = 100k\Omega$	200 190	300		V/mV
		$V_O = 0.5V$ to 4.5V, $R_L = 1k\Omega$		60		V/mV
V _{OUT}	Maximum Output Voltage Swing	Output low, $R_L = 100k\Omega$		3	6 30	mV
		Output low, $R_L = 1k\Omega$		130	175 225	mV
		Output high, $R_L = 100k\Omega$	4.990 4.97	4.996		V
		Output high, $R_L = 1k\Omega$	4.800 4.750	4.880		V
I _{S,ON}	Quiescent Supply Current, Enabled	ISL28278, All channels enabled.		120	156 175	μΑ
		ISL28478, All channels enabled.		240	315 350	μΑ
I _{S,OFF}	Quiescent Supply Current, Disabled	All channels disabled. ISL28278		4	7 9	μΑ

ISL28278, ISL28478

Electrical Specifications

 V_+ = 5V, V_- = 0V, V_{CM} = 2.5V, R_L = Open, T_A = +25°C unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C, temperature data established by characterization (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	TYP	MAX (Note 1)	UNIT
I _O +	Short Circuit Sourcing Capability	$R_L = 10\Omega$	29 24	31		mA
I _O -	Short Circuit Sinking Capability	$R_L = 10\Omega$	24 20	26		mA
V _{SUPPLY}	Supply Operating Range	V ₋ to V ₊	2.4		5.0	V
VENH	EN Pin High Level	ISL28278	2			V
VENL	EN Pin Low Level	ISL28278			0.8	V
IENH	EN Pin Input High Current	VEN = V+ ISL28278		0.8	1 1.5	μΑ
IENL	EN Pin Input Low Current	VEN = V- ISL28278		0	0.1	μΑ
AC SPECIFICAT	TIONS					
GBW	Gain Bandwidth Product	$\begin{aligned} &A_V = 100, R_F = 100 k\Omega, R_G = 1 k\Omega,\\ &R_L = 10 k\Omega \;to\; V_{CM} \end{aligned}$		300		kHz
e _n	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz		4.5		μV _{P-P}
	Input Noise Voltage Density	f _O = 1kHz		45		nV / √Hz
in	Input Noise Current Density	f _O = 1kHz		0.04		pA/√Hz
CMRR @ 60Hz	Input Common Mode Rejection Ratio	$V_{CM} = 1V_{P-P}$, $R_L = 10k\Omega$ to V_{CM}		-70		dB
PSRR+ @ 120Hz	Power Supply Rejection Ratio, +V	$V_+,V = \pm 1.2 V$ and $\pm 2.5 V$, $V_{SOURCE} = 1 V_{P-P}$, $R_L = 10 k\Omega$ to V_{CM}		-80		dB
PSRR- @ 120Hz	Power Supply Rejection Ratio, -V	V_{+} , V_{-} = ±1.2V and ±2.5V V_{SOURCE} = 1 V_{P-P} , R_L = 10k Ω to V_{CM}		-60		dB
TRANSIENT RE	SPONSE					
SR	Slew Rate		±0.12 ± 0.09	±0.14	±0.16 ± 0.21	V/µs
t EN	Enable to Output Turn-on Delay Time, 10% EN to 10% Vout	$V\overline{EN} = 5V \text{ to } 0V, A_V = -1,$ $R_G = R_F = R_L = 1k \text{ to } V_{CM}, \text{ ISL28278}$		2		μs
	Enable to Output Turn-off Delay Time, 10% EN to 10% Vout	$V\overline{EN} = 0V \text{ to 5V, A}_{V} = -1,$ $R_{G} = R_{F} = R_{L} = 1k \text{ to V}_{CM}, \text{ ISL28278}$		0.1		μs

NOTE:

^{1.} Parts are 100% tested at +25°C. Over temperature limits established by characterization and are not production tested.

Typical Performance Curves $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$, unless otherwise specified.




FIGURE 1. FREQUENCY RESPONSE vs SUPPLY VOLTAGE




FIGURE 2. FREQUENCY RESPONSE vs SUPPLY VOLTAGE




FIGURE 3. A_{VOL} vs FREQUENCY @ $100k\Omega$ LOAD




FIGURE 4. A_{VOL} vs FREQUENCY @ $1k\Omega$ LOAD




FIGURE 5. PSRR vs FREQUENCY




FIGURE 6. CMRR vs FREQUENCY

intersil FN6145.2

July 11, 2007

$\textbf{Typical Performance Curves} \ \, \text{V}_{+} = 5 \, \text{V}, \, \text{V}_{-} = 0 \, \text{V}, \, \text{V}_{CM} = 2.5 \, \text{V}, \, \text{R}_{L} = \text{Open, unless otherwise specified.}$




FIGURE 7. VOLTAGE NOISE vs FREQUENCY




FIGURE 8. CURRENT NOISE vs FREQUENCY




FIGURE 9. 0.1Hz TO 10Hz INPUT VOLTAGE NOISE




FIGURE 10. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 11. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 12. ISL28278 ENABLE TO OUTPUT DELAY TIME

$\textit{Typical Performance Curves} \ \, \text{V}_{+} = 5 \text{V}, \ \, \text{V}_{-} = 0 \text{V}, \ \, \text{V}_{CM} = 2.5 \text{V}, \ \, \text{R}_{L} = \text{Open, unless otherwise specified.}$




FIGURE 13. INPUT OFFSET VOLTAGE vs COMMON MODE INPUT VOLTAGE




FIGURE 14. INPUT BIAS CURRENT vs COMMON-MODE INPUT VOLTAGE




FIGURE 15. ISL28478 SUPPLY CURRENT vs TEMPERATURE, $V_+, V_- = \pm 2.5 V, R_L = INF$




FIGURE 16. ISL28278 DISABLED SUPPLY CURRENT vs TEMPERATURE, $V_+, V_- = \pm 2.5 V R_L = INF$




FIGURE 17. V_{OS} vs TEMPERATURE, V_{IN} = 0V, V_+ , V_- = ±2.5V




FIGURE 18. V_{OS} vs TEMPERATURE, $V_{IN} = 0V$, $V_+, V_- = \pm 1.2V$

intersil FN6145.2

July 11, 2007

$\textit{Typical Performance Curves} \ \, \text{V}_{+} = 5 \, \text{V}, \, \text{V}_{-} = 0 \, \text{V}, \, \text{V}_{CM} = 2.5 \, \text{V}, \, \text{R}_{L} = \text{Open, unless otherwise specified.}$




FIGURE 19. I_{BIAS} + vs TEMPERATURE, $V_+, V_- = \pm 2.5V$




FIGURE 20. IBIAS- vs TEMPERATURE, V₊,V₋ = ±2.5V




FIGURE 21. IBIAS+ vs TEMPERATURE, V₊,V₋ = ±1.2V




FIGURE 22. I_{BIAS}- vs TEMPERATURE, V₊,V₋ = ±1.2V




FIGURE 23. I_{OS} vs TEMPERATURE, $V_+, V_- = \pm 2.5V$




FIGURE 24. A_{VOL} vs TEMPERATURE, $V_+, V_- = \pm 2.5V$, $R_L = 100k$

$\textit{Typical Performance Curves} \ \, \text{V}_{+} = 5 \, \text{V}, \, \text{V}_{-} = 0 \, \text{V}, \, \text{V}_{CM} = 2.5 \, \text{V}, \, \text{R}_{L} = \text{Open, unless otherwise specified.}$




FIGURE 25. A_{VOL} vs TEMPERATURE, $V_+, V_- = \pm 2.5V$, $R_L = 1k$




FIGURE 26. CMRR vs TEMPERATURE, $V_{CM} = +2.5V$ TO -2.5V $V_{+}, V_{-} = \pm 2.5V$




FIGURE 27. PSRR vs TEMPERATURE, $V_+, V_- = \pm 1.2 \text{V TO } \pm 2.5 \text{V}$




FIGURE 28. V_{OUT} HIGH vs TEMPERATURE, V_{+} , V_{-} = ±2.5V, R_{L} = 1k




FIGURE 29. V_{OUT} HIGH vs TEMPERATURE, $V_+, V_- = \pm 2.5 V$, $R_L = 100 k$




FIGURE 30. V_{OUT} LOW vs TEMPERATURE, $V_+, V_- = \pm 2.5 V$, $R_L = 1 k$

Typical Performance Curves $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$, unless otherwise specified.




FIGURE 31. V_{OUT} LOW vs TEMPERATURE, $V_+, V_- = \pm 2.5V$, R_L= 100k




FIGURE 32. + OUTPUT SHORT CIRCUIT CURRENT vs TEMPERATURE, $V_{IN} = -2.55V$, $R_L = 10$, $V_{+}, V_{-} = \pm 2.5 V$




FIGURE 33. - OUTPUT SHORT CIRCUIT CURRENT vs TEMPERATURE, $V_{IN} = +2.55V$, $R_L = 10$, $V_{+}, V_{-} = \pm 2.5 V$




FIGURE 34. + SLEW RATE vs TEMPERATURE, V_{OUT} = ±1.5V,




FIGURE 35. - SLEW RATE vs TEMPERATURE, $V_{OUT} = \pm 1.5V$, $A_V = +2$

intersil FN6145.2 July 11, 2007

Pin Descriptions

ISL28278 (16 LD QSOP)	ISL28478 (16 LD QSOP)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION		
3	1	OUT_A	Circuit 3	Amplifier A output		
4	2	INA	Circuit 1	Amplifier A inverting input		
5	3	IN+_A	Circuit 1	Amplifier A non-inverting input		
15	4	V+	Circuit 4	Positive power supply		
12	5	IN+_B	Circuit 1	Amplifier B non-inverting input		
13	6	INB	Circuit 1	Amplifier B inverting input		
14	7	OUT_B	Circuit 3	Amplifier B output		
1, 2, 8, 9, 10, 16	8, 9	NC		No internal connection		
	10	OUT_C	Circuit 3	Amplifier C output		
	11	INC	Circuit 1	Amplifier C inverting input		
	12	IN+_C	Circuit 1	Amplifier B non-inverting input		
7	13	V-	Circuit 4	Negative power supply		
	14	IN+_D	Circuit 1	Amplifier D non-inverting input		
	15	IND	Circuit 1	Amplifier D inverting input		
	16	OUT_D	Circuit 3	Amplifier D output		
6		EN_A	Circuit 2	Amplifier A enable pin internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state.		
11		EN_B	Circuit 2	Amplifier B enable pin with internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state.		
IN- D + E	V.	LOGI PIN		V ₊ V ₊ V ₊ CAPACITIVELY COUPLED ESD CLAMP V ₋		

CIRCUIT 2

Applications Information

CIRCUIT 1

Introduction

The ISL28278 and ISL28478 are dual and guad CMOS rail-to-rail input, output (RRIO) micropower operational amplifiers. These devices are designed to operate from a single supply (2.4V to 5.0V) or dual supplies (±1.2V to ±2.5V) while drawing only 120μA (ISL28278) of supply current. This combination of low power and precision performance makes these devices suitable for solar and battery power applications.

Rail-to-Rail Input

Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

CIRCUIT 4

The ISL28278 achieves input rail-to-rail without sacrificing important precision specifications and degrading distortion performance. The devices' input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current versus the common-mode voltage range gives us an undistorted behavior from typically 100mV below the negative rail and 10% higher than the V₊ rail (0.5V higher than V_+ when V_+ equals 5V).

Input Protection

CIRCUIT 3

All input terminals have internal ESD protection diodes to the positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. There is an additional pair of back-to-back diodes across the input terminals. For applications where the input differential voltage is expected to exceed 0.5V, external series resistors must be used to ensure the input currents never exceed 5mA.

int<u>ersil</u> FN6145.2 July 11, 2007

Rail-to-Rail Output

A pair of complementary MOSFET devices are used to achieve the rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. Both parts, with a $100 \text{k}\Omega$ load, will typically swing to within 4mV of the positive supply rail and within 3mV of the negative supply rail.

Enable/Disable Feature

The ISL28278 offers two $\overline{\text{EN}}$ pins ($\overline{\text{EN}}_\text{A}$ and $\overline{\text{EN}}_\text{B}$) which disable the op amp when pulled up to at least 2.0V. In the disabled state (output in a high impedance state), the part consumes typically 4 μ A. By disabling the part, multiple parts can be connected together as a MUX. The outputs are tied together in parallel and a channel can be selected by the $\overline{\text{EN}}$ pins. The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together. The $\overline{\text{EN}}$ pin also has an internal pull-down. If left open, the $\overline{\text{EN}}$ pin will pull to the negative rail and the device will be enabled by default.

Using Only One Channel

The ISL28278 and ISL28478 are dual and quad channel op amps. If the application only requires one channel when using the ISL28278 or less than 4 channels when using the ISL28478, the user must configure the unused channel(s) to prevent them from oscillating. The unused channel(s) will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (as shown in Figure 36).




FIGURE 36. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

Proper Layout Maximizes Performance

To achieve the maximum performance of the high input impedance and low offset voltage of the ISL28278 and ISL28478, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board. When input leakage current is a concern, the use of guard rings around the amplifier inputs will further reduce leakage currents. Figure 37 shows a guard ring example for a unity gain amplifier that uses the low impedance amplifier output at the same voltage as the high impedance input to eliminate surface leakage. The guard ring does not need to be a specific width, but it should

form a continuous loop around both inputs. For further reduction of leakage currents, components can be mounted to the PC board using Teflon standoff insulators.




FIGURE 37. GUARD RING EXAMPLE FOR UNITY GAIN AMPLIFIER

Example Application

Thermocouples are the most popular temperature-sensing device because of their low cost, interchangeability, and ability to measure a wide range of temperatures. The ISL28X78 (Figure 38) is used to convert the differential thermocouple voltage into single-ended signal with 10X gain. The ISL28X78's rail-to-rail input characteristic allows the thermocouple to be biased at ground and the amplifier to run from a single 5V supply.




FIGURE 38. THERMOCOUPLE AMPLIFIER

Current Limiting

The ISL28278 and ISL28478 have no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

Power Dissipation

It is possible to exceed the +150°C maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related in Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
 (EQ. 1)

intersil FN6145.2 July 11, 2007

where:

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- $PD_{\mbox{\scriptsize MAX}}$ for each amplifier is calculated in Equation 2:


$$PD_{MAX} = 2*V_{S} \times I_{SMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)


where:


- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Supply voltage (Magnitude of V_+ and V_-)
- I_{MAX} = Maximum supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance


intersil

Quarter Size Outline Plastic Packages Family (QSOP)









MDP0040

QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

	INCHES				
SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES
Α	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
С	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
Е	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-

Rev. F 2/07

NOTES:

- Plastic or metal protrusions of 0.006" maximum per side are not included.
- Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN6145.2
July 11, 2007