Document Number: MPC17510

Rev. 3.0, 1/2007

1.2 A 15 V H-Bridge Motor Driver IC

The 17510 is a monolithic H-Bridge designed to be used in portable electronic applications such as digital and SLR cameras to control small DC motors.

The 17510 can operate efficiently with supply voltages as low as 2.0 V to as high as 15 V. Its low $R_{DS(ON)}$ H-Bridge output MOSFETs (0.45 Ω typical) can provide continuous motor drive currents of 1.2 A and handle peak currents up to 3.8 A. It is easily interfaced to low-cost MCUs via parallel 5.0 V compatible logic. The device can be pulse width modulated (PWM-ed) at up to 200 $\,$ kHz.

This device contains an integrated charge pump and level shifter (for gate drive voltages), integrated shoot-through current protection (cross-conduction suppression logic and timing), and undervoltage detection and shutdown circuitry.

The 17510 has four operating modes: Forward, Reverse, Brake, and Tri-Stated (High Impedance).

Features

- 2.0 V to 15 V Continuous Operation
- Output Current 1.2 A (DC), 3.8 A (Peak)
- 450 mΩ R_{DS(ON)} H-Bridge MOSFETs
- 5.0 V TTL-/CMOS-Compatible Inputs
- PWM Frequencies up to 200 kHz
- Undervoltage Shutdown
- Cross-Conduction Suppression
- Pb-Free Packaging Designated by Suffix Code EJ

17510

H-BRIDGE MOTOR DRIVER



MTB SUFFIX EJ SUFFIX (Pb-FREE) 98ASH70455A 24-LEAD TSSOP

ORDERING INFORMATION				
Device	Temperature Range (T _A)	Package		
MPC17510EJ/R2				
MPC17510MTB	-30°C to 65°C	24 TSSOPW		
MPC17510MTBEL				





Figure 1. 17510 Simplified Application Diagram

 ^{*} This document contains certain information on a new product.
 Specifications and information herein are subject to change without notice.





INTERNAL BLOCK DIAGRAM




Figure 2. 17510 Simplified Internal Block Diagram

PIN CONNECTIONS




Figure 3. 17510 Pin Connections

Table 1. 17510 Pin Definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on page 8.

Pin Number	Pin Name	Formal Name	Definition
1, 5	OUT1	Output 1	Driver output 1 pins.
2	LGND	Logic Ground	Logic ground.
3	CRES	Charge Pump Output Capacitor Connection	Charge pump reservoir capacitor pin.
4, 7, 20, 22	NC	No Connect	No connection to these pins.
17, 18	OUT2	Output 2	Driver output 2 pins.
6, 19	PGND	Power Ground	Power ground.
8, 21	VM	Motor Drive Power Supply	Motor power supply voltage input pins.
9	IN1	Input Control 1	Control signal input 1 pin.
10	IN2	Input Control 2	Control signal input 2 pin.
11	C1H	Charge Pump 1H	Charge pump bucket capacitor 1 (positive pole).
12	C1L	Charge Pump 1L	Charge pump bucket capacitor 1 (negative pole).
13	C2L	Charge Pump 2L	Charge pump bucket capacitor 2 (negative pole).
14	C2H	Charge Pump 2H	Charge pump bucket capacitor 2 (positive pole).
15	GOUT	Gate Driver Output	Output gate driver signal to external MOSFET switch.
16	EN	Enable Control	Enable control signal input pin.
23	VDD	Logic Supply	Control circuit power supply pin.
24	GIN	Gate Driver Input	LOW = True control signal for GOUT pin.

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit
Motor Supply Voltage	V _M	-0.5 – -16	V
Charge Pump Output Voltage (1)	VCRES	-0.5 to 13	V
Logic Supply Voltage	V _{DD}	-0.5 to 16	V
Signal Input Voltage (EN, IN1, IN2, GIN)	V _{IN}	-0.5 to V _{DD} +0.5	V
Driver Output Current			Α
Continuous	I _O	1.2	
Peak ⁽²⁾	I _{OPK}	3.8	
ESD Voltage (3)			V
Human Body Model	V _{ESD1}	±1900	
Machine Model	V _{ESD2}	±130	
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Junction Temperature	TJ	-30 to 150	°C
Operating Ambient Temperature	T _A	-30 to 65	°C
Power Dissipation (4)	P _D	1.0	W
Thermal Resistance	$R\theta_{JA}$	120	°C/W
Soldering Temperature ⁽⁵⁾	T _{SOLDER}	260	°C

Notes

- 1. When supplied externally, connect via 3.0 $k\Omega$ resistor.
- 2. $T_A = 25$ °C, 10 ms pulse at 200 ms interval.
- 3. ESD1 testing is performed in accordance with the Human Body Model ($C_{ZAP} = 100 \text{ pF}$, $R_{ZAP} = 1500 \Omega$), ESD2 testing is performed in accordance with the Machine Model ($C_{ZAP} = 200 \text{ pF}$, $R_{ZAP} = 0 \Omega$).
- 4. $T_A = 25$ °C, $R_{\theta JA} = 120$ °C/W, 37 mm x 50 mm Cu area (1.6 mm FR-4 PCB).
- 5. Soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions $T_A = 25^{\circ}C$, $V_M = 15$ V, $V_{DD} = 5.0$ V, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25^{\circ}C$ under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER	<u> </u>	L		<u>l</u>	
Motor Supply Voltage	V_{M}	2.0	_	15	V
Logic Supply Voltage	V_{DD}	4.0	-	5.5	V
Capacitor for Charge Pump	C1, C2, C3	0.001	-	0.1	μF
Standby Power Supply Current ⁽⁶⁾ Motor Supply Standby Current Logic Supply Standby Current	I VMSTBY	_	-	1.0	μ Α
Logic Supply Current (7)	VDDSTBY I _{VDD}	_	0.3 3.3	1.0 4.0	mA mA
Low-Voltage Detection Circuit					V
Detection Voltage (V _{DD}) ⁽⁸⁾ Detection Voltage (V _M)	V _{DD} DET V _M DET	1.5 4.0	2.5 5.0	3.5 6.0	
Driver Output ON Resistance $^{(9)}$ V _M = 2.0 V, 8.0 V, 15 V	R _{DS(ON)}	_	0.45	0.55	Ω
GATE DRIVE			•		
Gate Drive Voltage ⁽¹⁰⁾ No Current Load	VCRES	12	13	13.5	V
Gate Drive Ability (Internally Supplied)	VCRESLOAD	12	10	10.0	V
ICRES = -1.0 mA	GRESEOAD	10	11.2	-	V
Gate Drive Output $I_{OUT} = -50 \ \mu A$ $I_{IN} = 50 \ \mu A$	V _{GOUTHIGH} V _{GOUTLOW}	VCRES- 0.5 LGND	VCRES- 0.1 LGND+0.1	VCRES LGND+0.5	V
CONTROL LOGIC					
Logic Input Voltage (EN, IN1, IN2, GIN)	V _{IN}	0	_	V_{DD}	V
Logic Input Function (4.0 V < V _{DD} < 5.5 V) High-Level Input Voltage Low-Level Input Voltage	V _{IH} V _{IL}	V _{DD} x 0.7		- V _{DD} x 0.3	V V
High-Level Input Current Low-Level Input Current EN/GIN Pin	ін Ін Іц	- -1.0 -200	- - -50	1.0	μΑ μΑ μΑ

Notes

- 6. Excluding pull-up resistor current, including current of gate-drive circuit.
- 7. $f_{IN} = 100 \text{ kHz}.$
- 8. Detection voltage is defined as when the output becomes high-impedance after V_{DD} drops below the detection threshold. When the gate voltage VCRES is applied from an external source, VCRES = 7.5 V.
- 9. $I_O = 1.2 \text{ A source} + \text{sink}.$
- 10. Input logic signal not present.

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics


Characteristics noted under conditions $T_A = 25^{\circ}C$, $V_M = 15$ V, $V_{DD} = 5.0$ V, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25^{\circ}C$ under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
INPUT (EN, IN1, IN2, GIN)			•	1	1
Pulse Input Frequency	f _{IN}	-	_	200	kHz
Input Pulse Rise Time (11)	t _R	-	_	1.0 (12)	μS
Input Pulse Fall Time (13)	t _F	_	_	1.0 (12)	μS
ОИТРИТ	1			I	
Propagation Delay Time					μS
Turn-ON Time	t _{PZH}	_	0.3	1.0	
Turn-ON Time	t _{PLH}	_	1.2	2.0	
Turn-OFF Time	t _{PHL}	-	0.5	1.0	
GOUT Output Delay Time (14)					μS
Turn-ON Time	t _{TON}	_	_	10	
Turn-OFF Time	t _{TOFF}	-	_	10	
Charge Pump Circuit					
Oscillator Frequency	, fosc	100	200	400	kHz
Rise Time (15)	tV CRESON	ı	0.1	1.0	ms
Low-Voltage Detection Time	^t VDDDET	_	_	10	ms

Notes

- 11. Time is defined between 10% and 90%.
- 12. That is, the input waveform slope must be steeper than this.
- 13. Time is defined between 90% and 10%.
- 14. Load is 500 pF.
- 15. Time to charge C_{RES} to 11 V after application of V_{DD} .

TIMING DIAGRAMS






Figure 4. t_{PLH}, t_{PHL}, and t_{PZH} Timing

Figure 5. Low-Voltage Detection Timing

Table 5. Truth Table

INPUT				OUTPUT		
EN	IN1	IN2	GIN	OUT1	OUT2	GOUT
Н	L	L	Х	Z	Z	Х
Н	Н	L	Х	Н	L	Х
Н	L	Н	Х	L	Н	Х
Н	Н	Н	X	L	L	Х
L	Х	Х	Х	L	L	L
Н	Х	Х	L	Х	Х	Н
Н	Х	X	Н	X	Х	L

H = High.

The $\overline{\mbox{GIN}}$ pin and EN pin are pulled up to $\mbox{V}_{\mbox{DD}}$ with internal resistance.

^{*}The last state is "Z".

L = Low.

Z = High impedance.

X = Don't care.

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 17510 is a monolithic H-Bridge power IC applicable to small DC motors used in portable electronics. The 17510 can operate efficiently with supply voltages as low as 2.0 V to as high as 15 V, and it can provide continuos motor drive currents of 1.2 A while handling peak currents up to 3.8 A. It is easily interfaced to low-cost MCUs via parallel 5.0 V-compatible logic. The device can be pulse width modulated (PWM-ed) at up to 200 kHz. The 17510 has four operating modes: Forward, Reverse, Brake, and Tri-Stated (High Impedance).

Basic protection and operational features (direction, dynamic braking, PWM control of speed and torque, main power supply undervoltage detection and shutdown, logic power supply undervoltage detection and shutdown), in addition to the 1.0 A rms output current capability, make the 17510 a very attractive, cost-effective solution for controlling a broad range of small DC motors. In addition, a pair of 17510 devices can be used to control bipolar stepper motors. The 17510 can also be used to excite transformer primary

windings with a switched square wave to produce secondary winding AC currents.

As shown in Figure 2, 17510 Simplified Internal Block Diagram, page 2, the 17510 is a monolithic H-Bridge with built-in charge pump circuitry. For a DC motor to run, the input conditions need to be set as follows: ENable input logic HIGH, one INput logic LOW, and the other INput logic HIGH (to define output polarity). The 17510 can execute dynamic braking by setting both IN1 and IN2 logic HIGH, causing both low-side MOSFETs in the output H-Bridge to turn ON. Dynamic braking can also implemented by taking the ENable logic LOW. The output of the H-Bridge can be set to an opencircuit high-impedance (Z) condition by taking both IN1 and IN2 logic LOW. (refer to Table 5, Truth Table, page 7).

The 17510 outputs are capable of providing a continuous DC load current of up to 1.2 A. An internal charge pump supports PWM frequencies to 200 kHz. The EN pin also controls the charge pump, turning it off when EN = LOW, thus allowing the 17510 to be placed in a power-conserving sleep mode.

FUNCTIONAL PIN DESCRIPTION

OUTPUT 1 AND OUTPUT2 (OUT1, OUT2)

The OUT1 and OUT2 pins provide the connection to the internal power MOSFET H-Bridge of the IC. A typical load connected between these pins would be a small DC motor. These outputs will connect to either VM or PGND, depending on the states of the control inputs (refer to Table <u>5, Truth Table</u>, page <u>7</u>).

POWER GROUND AND LOGIC GROUND (PGND, LGND)

The power and logic ground pins (PGND and LGND) should be connected together with a very low-impedance connection.

CHARGE PUMP RESERVOIR CAPACITOR (CRES)

The CRES pin provides the connection for the external reservoir capacitor (output of the charge pump). Alternatively this pin can also be used as an input to supply gate-drive voltage from an external source via a series current-limiting resistor. The voltage at the CRES pin will be approximately three times the $V_{\rm DD}$ voltage, as the internal charge pump utilizes a voltage tripler circuit. The $^{\rm V}$ CRES voltage is used by the IC to supply gate drive for the internal power MOSFET H-Bridge.

MOTOR SUPPLY VOLTAGE INPUT (VM)

The VM pins carry the main supply voltage and current into the power sections of the IC. This supply then becomes controlled and/or modulated by the IC as it delivers the power to the load attached between OUT1 and OUT2. All VM pins must be connected together on the printed circuit board with as short as possible traces offering as low impedance as possible between pins.

VM has an undervoltage threshold. If the supply voltage drops below the undervoltage threshold, the output power stage switches to a tri-state condition. When the supply voltage returns to a level that is above the threshold, the power stage automatically resumes normal operation according to the established condition of the input pins.

CONTROL SIGNAL INPUT AND ENABLE CONTROL SIGNAL INPUT (IN1, IN2, EN)

The IN1, IN2, and EN pins are input control pins used to control the outputs. These pins are 5.0 V CMOS-compatible inputs with hysteresis. The IN1, IN2, and EN work together to control OUT1 and OUT2 (refer to Table 5, Truth Table).

GATE DRIVER INPUT (GIN)

The $\overline{\text{GIN}}$ input controls the GOUT pin. When $\overline{\text{GIN}}$ is set logic LOW, GOUT supplies a level-shifted high-side gate drive signal to an external MOSFET. When $\overline{\text{GIN}}$ is set logic HIGH, GOUT is set to GND potential.

CHARGE PUMP BUCKET CAPACITOR (C1L, C1H, C2L, C2H)

These two pairs of pins, the C1L and C1H and the C2L and C2H, connect to the external bucket capacitors required by the internal charge pump. The typical value for the bucket capacitors is 0.1 μ F.

GATE DRIVER OUTPUT (GOUT)

The GOUT output pin provides a level-shifted, high-side gate drive signal to an external MOSFET with $C_{\mbox{\scriptsize ISS}}$ up to 500 pF.

CONTROL CIRCUIT POWER SUPPLY (VDD)

The VDD pin carries the 5.0 V supply voltage and current into the logic sections of the IC. VDD has an undervoltage threshold. If the supply voltage drops below the undervoltage threshold, the output power stage switches to a tri-state condition. When the supply voltage returns to a level that is above the threshold, the power stage automatically resumes normal operation according to the established condition of the input pins.

TYPICAL APPLICATIONS

Figure 6 shows a typical application for the 17510.




Figure 6. 17510 Typical Application Diagram

CEMF SNUBBING TECHNIQUES

Care must be taken to protect the IC from potentially damaging CEMF spikes induced when commutating currents in inductive loads. Typical practice is to provide snubbing of voltage transients by placing a capacitor or zener at the supply pin (VM) (see Figure 7).






Figure 7. CEMF Snubbing Techniques

PACKAGING

PACKAGE DIMENSIONS

For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the "98A" listed below.







© FREESCALE SEMICONDUCTOR, INC. MECHANIC		L OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE:		DOCUMENT NO]: 98ASH70455A	REV: B
24 LD TSSOP, WIDE	BODY	CASE NUMBER	2: 948K-01	25 MAY 2005
,		STANDARD: NO	IN-JEDEC	

MTB SUFFIX EJ SUFFIX (PB-FREE) 24-PIN PLASTIC PACKAGE 98ASH70455A ISSUE B

PACKAGE DIMENSIONS (continued)





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:		DOCUMENT NO	I: 98ASH70455A	REV: B
24 LD TSSOP, WIDE	BODY	CASE NUMBER	: 948K-01	25 MAY 2005
·		STANDARD: NE	IN-JEDEC	

MTB SUFFIX
EJ SUFFIX (PB-FREE)
24-PIN
PLASTIC PACKAGE
98ASH70455A
ISSUE B

REVISION HISTORY

REVISION	DATE	DESCRIPTION OF CHANGES
2.0	7/2006	 Implemented a Revision History page. Converted to Freescale format, and updated to the prevaiing form and style Added EJ Pb-FREE package
3.0	1/2007	 Corrected symbol in Table 3, Driver Output ON Resistance from "W" to "Ω"

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2007. All rights reserved.

