


CMOS Single-Supply Rail-to-Rail Input/Output Operational Amplifier

OP150/OP250/OP450



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

pin plastic DIPs and SO surface mount packages. The OP450

packages. Consult factory for TSSOP availability.

quad is available in 14-pin DIPs, TSSOP and narrow 14-pin SO

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

OP450

OP150/OP250/OP450-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_S = +3.0 \text{ V}$, $V_{CM} = 0.05 \text{ V}$, $V_0 = 1.4 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage OP150	V_{OS}				5	mV
Offset Voltage OP950/OP450	17	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$			E	mV
Offset Voltage OP250/OP450	V_{OS}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			5	mV mV
Input Bias Current	I_{B}	40 C 3 T _A 3 + 120 C		10	60	pA
-	B	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$				pA
Input Offset Current	I_{OS}			25		pA
		$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			0	pA
Input Voltage Range Common-Mode Rejection Ratio	CMRR	V = 0 V to 2 V	0 60		3	V dB
Common-Wode Rejection Ratio	CWIKK	$V_{CM} = 0 \text{ V to } 3 \text{ V}$ $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	00			dB
Large Signal Woltage Gain	A _{VO}	$R_L = 10 \text{ k}\Omega, V_O = 0.3 \text{ V to } 2.7 \text{ V}$		40		V/mV
	**	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$				V/mV
Large Signal Voltage Gain	Avo	$R_L = 2 \text{ k}\Omega, V_O = 0.3 \text{ V to } 2.7 \text{ V}$		16		V/mV
Large Signal Voltage Gain	Ave	$R_{L} = 1 \text{ k}\Omega, V_{O} = 0.3 \text{ V to } 2.7 \text{ V}$		10		V/mV
Offset Voltage Drift Bras Current Drift	$\Delta V_{S} \Delta T_{L}$					μV/°C
Offset Current Drift	$\Delta I_{\rm P}/\Delta T$ $\Delta I_{\rm OS}/\Delta T$					pA/°C pA/°C
						pri C
OUTPUT CHARACTERISTICS			/ Fax	7/		.,
Output Voltage High	V _{OH}	I _L 100 µA	2.95	11/199	$\overline{}$	V
		1 _L = 10 mA		2.95	\sim	/ V
		-40°C to +125°C		2.33	/ /	\ *\
Output Voltage Low	V_{OL}	$I_{L} = 100 \mu\text{A}$		$_2$ / /	10 /	mV_
		-40°C to +125°C			/	m V
		$I_L = 10 \text{ mA}$		30-	55/	<u>L</u> mV
Ontrod Comment	,	-40°C to +125°C		1.050	_	$m\nabla$
Output Current	I_{OUT}	-40°C to +125°C		± 250		mA mA
Open Loop Impedance	Z _{OUT}	$f = 1 \text{ MHz}, A_V = 1$				Ω
	001					
POWER SUPPLY Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V to 6 V}$	70			dB
rower supply Rejection Ratio	rskk	$V_S = 2.7 \text{ V to 6 V}$ $-40^{\circ}\text{C} \le \text{T}_A \le +125^{\circ}\text{C}$	68			dB
Supply Current/Amplifier	I_{SY}	$V_{O} = 0 V$		500	600	μA
Tr J		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		650		μA
DYNAMIC PERFORMANCE						<u> </u>
Slew Rate	SR	$R_L = 10 \text{ k}\Omega$		2.7		V/μs
Settling Time	$t_{\rm S}$	To 0.01%		₩. I		μs
Gain Bandwidth Product	GBP			2		MHz
Phase Margin	Øo			75		Degrees
Channel Separation	CS	$f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$				dB
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz				μV p-p
Voltage Noise Density	e _n	f = 1 kHz		55		nV/√ Hz
Current Noise Density	i _n					pA/√ Hz

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

OP150/OP250/OP450

$\hline \textbf{ELECTRICAL CHARACTERISTICS} \text{ (@ $V_S = +5.0$ V, $V_{CM} = 0.05$ V, $V_0 = 1.4$ V, $T_A = +25^{\circ}$C, unless otherwise noted)}$

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS Offset Voltage OP150	Vos				5	mV
Offset Voltage OP250/OP450	V _{OS}	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$			5	mV mV
Input Bias Current	I_{B}	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$		30	50	mV pA
Input Offset Current	I _{OS}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		0.1	60 8	pA pA
Input Voltage Range	G1 555	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	0		16 5	pA V
Common-Mode Rejection Ratio	CMRR	$\begin{split} V_{CM} &= 0 \text{ V to 5 V} \\ -40^{\circ}\text{C} &\leq T_{\text{A}} \leq +125^{\circ}\text{C} \end{split}$	60			dB dB
Large Signal Voltage Gain	A _{VO}	$R_L = 10 \text{ k}\Omega, V_O = 0.3 \text{ V to } 4.7 \text{ V} \\ -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$		40		V/mV V/mV
Large Signal Voltage Gain Large Signal Voltage Gain	Avo	$R_L = 2 \text{ k}\Omega, V_O = 0.3 \text{ V to } 2.7 \text{ V}$ $R_L = 1 \text{ k}\Omega, V_O = 0.3 \text{ V to } 2.7 \text{ V}$		16 10		V/mV V/mV
Offset Voltage Brift Bias Current Brift	$\Delta V_{OS} \Delta T$ $\Delta T_{S} / \Delta T$	40°C \le T \le +125°C		1.5 100		μV/°C pA/°C
Offset Current Drift	$\Delta I_{\rm OS}/\Delta T$			20		pA/°C
OUTPUT CHARACTERISTICS Output Voltage High	V _{OH}	$L = 100 \mu\text{A}$ -40°C to +125°C		4.99		V.
		I _L = 10 mA -40°C to +125°C		4.96	/ L	V
Output Voltage Low	V _{OL}	I _L = 100 μA -40°C to +125°C		2		mV mV
		I _L = 10 mA -40°C to +125°C		30		mV mV
Output Current	I _{OUT}	-40°C to +125°C		± 250		mA
Open Loop Impedance	Z _{OUT}	$f = 1 \text{ MHz}, A_V = 1$				mA Ω
POWER SUPPLY Power Supply Rejection Ratio	PSRR	V _S = 2.7 V to 6 V	75			dB
Supply Current/Amplifier	I _{SY}	$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ $V_{\text{O}} = 0 \text{ V}$	70			dB μA
	15Y	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$		550	650	μΑ
DYNAMIC PERFORMANCE Slew Rate	SR	$R_L = 10 \text{ k}\Omega$		6.5		V/µs
Full Power Bandwidth Settling Time	$\mathbf{BW}_{\mathbf{p}}$ $\mathbf{t}_{\mathbf{S}}$	1% Distortion To 0.01%				kHz µs
Gain Bandwidth Product	GBP	10 0.0170		4		MHz
Phase Margin Channel Separation	Øo CS	$f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$		75		Degrees dB
NOISE PERFORMANCE Voltage Noise	e _n p-p	0.1 Hz to 10 Hz				μV p <u>-p</u>
Voltage Noise Density	e _n	f = 1 kHz		55 25		$ \begin{array}{c c} nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \end{array} $
Voltage Noise Density Current Noise Density	$egin{array}{c} e_n \ i_n \end{array}$	f = 10 kHz		35		pA/\sqrt{Hz}

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

OP150/OP250/OP450

WAFER TEST LIMITS (@ $V_S = +5.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted.)

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	V _{OS}		±10	mV max
Input Bias Current	I_{B}		50	pA max
Input Offset Current	I _{OS}		10	pA max
Input Voltage Range	V_{CM}		V- to V+	V min
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V to } 10 \text{ V}$	60	dB min
Power Supply Rejection Ratio	PSRR	V = +2.7 V to +7 V	70	dB min
Large Signal Voltage Gain	A _{VO}	$R_L = 10 \text{ k}\Omega$		V/mV min
Output Voltage High	V_{OH}	$R_L = 2 k\Omega$ to GND	2.9	V min
Output Voltage Low	V_{OL}	$R_L = 2 k\Omega$ to V+	55	mV max
Supply Current/Amplifier	I_{SY}	$V_O = 0 V, R_L = \infty$	650	μA max

Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

Package Type	$\theta_{\mathrm{JA}}{}^{\mathrm{3}}$	$\theta_{ extbf{JC}}$	Units
5-Pin SOT (RT)	325		°C/W
8-Pin Plastic DIP (P)	103	43	°C/W
8-Pin SOIC (S)	158	43	°C/W
8-Pin TSSOP (RU)	240	43	°C/W
14-Pin Plastic DIP (P)	76	33	°C/W
14-Pin SOIC (S)	120	36	°C/W
14-Pin TSSOP(RU)	180	35	°C/W

NOTES

ORDERING GUIDE

$\overline{}$	Temperature	
Model /	Range	Package Option
ØP1/500/S	-40°C/to +125°C	8-Pin-SQIC
OP/50GRT	-40°C to +125°C	5-Pin SQT
OP 150 GBC	+25°C	DICE //
OP250GP	7 √40°C to +125°C	8/Pin/Plastic/DID
OP250GS	40°C to +125°C	₿-Pi∕n SOIC/
OP250GRU	-40°C to +12/5°C	/8-P/in TSSØP /
OP250GBC	+25°C	LDICE / [
OP450GP	−40°C to +125°C	14-Pin Plastic DIP
OP450GS	−40°C to +125°C	14-Pin SOIC
OP450GRU	-40°C to +125°C	14-Pin TSSOP
OP450GBC	+25°C	DICE

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP150/OP250/OP450 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

 $^{^2\}theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP packages; θ_{JA} is specified for device soldered in circuit board for SOIC package.

OP150/OP250/OP450

DICE CHARACTERISTICS

OP150 Die Size 0.00×0.00 Inch, 00 Sq. Mils Substrate (Die Backside) Is Connected to V-Transistor Count, 00. OP250 Die Size 0.044×0.045 Inch, 1,980 Sq. Mils Substrate (Die Backside) Is Connected to V-Transistor Count, 0. OP450 Die Size 0.052×0.058 Inch, 3,016 Sq. Mils Substrate (Die Backside) Is Connected to V-Transistor Count, 127.

