

**TOSHIBA**

TOSHIBA Original CMOS 16-Bit Microcontroller

**TLCS-900/L1 Series**

**TMP91C820A**

**TOSHIBA CORPORATION**

Semiconductor Company

## Preface

Thank you very much for making use of Toshiba microcomputer LSIs.  
Before use this LSI, refer the section, "Points of Note and Restrictions".  
Especially, take care below cautions.

### **\*\*CAUTION\*\***

#### **How to release the HALT mode**

Usually, interrupts can release all halts status. However, the interrupts = ( $\overline{\text{NMI}}$ , INT0 to INT3, INTRTC, INTALM0 to INTALM4, INTKEY), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of  $f_{\text{FPH}}$ ) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

## CMOS 16-Bit Microcontrollers TMP91C820AF/JT5AW4-S

### 1. Outline and Features

TMP91C820A/JT5AW4 is a high-speed 16-bit microcontroller designed for the command-to-large-scale equipment.

TMP91C820AF comes in a 144-pin TQFP package and JT5AW4 comes in a 144-pin PLCC package. Listed below are the features.

(1) High-speed 16-bit CPU (900/L1 CPU)

Instruction mnemonic compatible with TLCS-90

16 Mbytes of linear address space

General-purpose registers and register banks

16-bit multiplication and division instructions; bit test

MicroDMA: 4 channels (432 ns/2 bytes at 36 MHz)

(2) Minimum instruction execution time: 111 ns (at 36 MHz)

(3) Built-in RAM: 8 Kbytes

Built-in ROM: 8 Kbytes (However, 9999 (ROM code) has no

(4) External memory expansion

- Expandable up to 136 Mbytes (Shared program/data area)
- Can simultaneously support 8- or 16-bit width external memory
- Dynamic data bus sizing
- Separate bus system

(5) 8-bit timers: 4 channels

(6) 16-bit timer/event counter: 1 channel

(7) General-purpose serial channels

- UART/synchronous mode
- IrDA


030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.



Purchase of TOSHIBA components conveys no license under the Patent Rights to use these components in a system, provided that the system conforms to the specifications as defined by Philips.

- ( 8 ) Serial bus interface: 1 channel  
I<sup>2</sup>C bus mode / 1 channel / 100 kHz / 400 kHz / 1.5 Mbit/s
- ( 9 ) LCD controller
  - Shift register / built-in RAM LCD driver
  - Supported 16, 8 and 4 gray levels and black and white
  - Hardware blinking cursor
- ( 10 ) SDRAM controller  
Supported 16- M, 64- M and 128- Mbit SDRAM with 16- bit data bus
- ( 11 ) Timer/timer/clock ( RTC )
  - Based on TC8521A
- ( 12 ) Key- on wakeup ( Interrupt key input )
- ( 13 ) 10- bit AD converter: 8 channels
- ( 14 ) Watchdog timer
- ( 15 ) Melody / alarm generator
  - Melody: Output of clock 4 to 5461 Hz
  - Alarm: Output of the 8 kinds of alarm pattern
  - Output of the 5 kinds of interval interrupt
- ( 16 ) Chip select / wait controller: 4 channels
- ( 17 ) MMU
  - Expandable up to 136 Mbytes ( 4 local area / 8- bank method )
- ( 18 ) Interrupts: 46 interrupts
  - 9 CPU interrupts: Software interrupt instruction and
  - 31 internal interrupts: Seven selectable priority level
  - 6 external interrupts: Seven selectable priority level
- ( 19 ) Input / output ports: 27 pins ( 1 data bus memory )
- ( 20 ) Standby function  
Three HALT modes: IDLE2 ( Programmable ), IDLE1, STOP
- ( 21 ) Hardware standby function ( Power save function )
- ( 22 ) Triple- clock controller  
Clock doubler ( DFM )  
Clock gear function: Select a high- frequency clock for  
RTC (= 32. 768 kHz )
- ( 23 ) Operating voltage
  - VCG 2. 7 V to 3. 2 V ( 2. 7 MHz )
  - VCG 3. 0 V to 3. 6 V ( 3. 0 MHz )
- ( 24 ) Package
  - 144- pin QFP: P- LQFP144- 1616- 0. 40C
  - Chip form supply also available at your local representative.



Note: When ROM code is 9999, it has no ROM.

Figure 1.1 TMP91C820A Block Diagram

## 2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91C820A follows:

### 2.1 Pin Assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP91C820A.




Figure 2.1.1 Pin Assignment Diagram (144-pin QFP)

## 2.2 PAD layout

(Chip size 5.75 mm × 5.63 mm)

Unit: μm

| PIN No. | Name  | X Point | Y Point | PIN No. | Name  | X Point | Y Point | PIN No. | Name  | X Point | Y Point |
|---------|-------|---------|---------|---------|-------|---------|---------|---------|-------|---------|---------|
| 1       | P81   | -2742   | 2128    | 49      | XT2   | -485    | -2682   | 97      | P37   | 2736    | 758     |
| 2       | P82   | -2742   | 2004    | 50      | EMU0  | -370    | -2682   | 98      | DVCC2 | 2736    | 872     |
| 3       | P83   | -2742   | 1888    | 51      | EMU1  | -256    | -2682   | 99      | P20   | 2736    | 986     |
| 4       | P84   | -2742   | 1774    | 52      | PD1   | -142    | -2682   | 100     | DVSS5 | 2736    | 1202    |
| 5       | P85   | -2742   | 1660    | 53      | PD2   | -28     | -2682   | 101     | P21   | 2736    | 1318    |
| 6       | P86   | -2742   | 1546    | 54      | PD3   | 86      | -2682   | 102     | P22   | 2736    | 1432    |
| 7       | P87   | -2742   | 1432    | 55      | PD4   | 200     | -2682   | 103     | P23   | 2736    | 1546    |
| 8       | AVSS  | -2742   | 1318    | 56      | PE0   | 314     | -2682   | 104     | P24   | 2736    | 1660    |
| 9       | AVCC  | -2742   | 1204    | 57      | PE1   | 428     | -2682   | 105     | P25   | 2736    | 1774    |
| 10      | P92   | -2742   | 892     | 58      | PE2   | 542     | -2682   | 106     | P26   | 2736    | 1888    |
| 11      | P93   | -2742   | 778     | 59      | PE3   | 656     | -2682   | 107     | P27   | 2736    | 2004    |
| 12      | P94   | -2742   | 664     | 60      | PE4   | 770     | -2682   | 108     | PZ0   | 2736    | 2128    |
| 13      | P95   | -2742   | 550     | 61      | PE5   | 884     | -2682   | 109     | PZ1   | 2188    | 2676    |
| 14      | P96   | -2742   | 436     | 62      | PE6   | 998     | -2682   | 110     | PZ2   | 2062    | 2676    |
| 15      | P97   | -2742   | 322     | 63      | PE7   | 1112    | -2682   | 111     | PZ3   | 1948    | 2676    |
| 16      | PA0   | -2742   | 208     | 64      | DVSS3 | 1246    | -2682   | 112     | P56   | 1834    | 2676    |
| 17      | PA1   | -2742   | 94      | 65      | P00   | 1378    | -2682   | 113     | P60   | 1720    | 2676    |
| 18      | PA2   | -2742   | -20     | 66      | P01   | 1492    | -2682   | 114     | P61   | 1606    | 2676    |
| 19      | PA3   | -2742   | -134    | 67      | P02   | 1606    | -2682   | 115     | P62   | 1492    | 2676    |
| 20      | PA4   | -2742   | -248    | 68      | P03   | 1720    | -2682   | 116     | DVSS6 | 1378    | 2676    |
| 21      | PA5   | -2742   | -362    | 69      | P04   | 1834    | -2682   | 117     | P63   | 1264    | 2676    |
| 22      | PA6   | -2742   | -476    | 70      | P05   | 1948    | -2682   | 118     | P64   | 1150    | 2676    |
| 23      | PA7   | -2742   | -590    | 71      | P06   | 2062    | -2682   | 119     | P65   | 1036    | 2676    |
| 24      | PB0   | -2742   | -704    | 72      | P07   | 2188    | -2682   | 120     | P66   | 922     | 2676    |
| 25      | PB1   | -2742   | -818    | 73      | P10   | 2736    | -2134   | 121     | P67   | 808     | 2676    |
| 26      | PB3   | -2742   | -932    | 74      | P11   | 2736    | -2010   | 122     | P70   | 694     | 2676    |
| 27      | PB4   | -2742   | -1046   | 75      | P12   | 2736    | -1894   | 123     | P71   | 580     | 2676    |
| 28      | DVSS1 | -2742   | -1210   | 76      | P13   | 2736    | -1780   | 124     | P72   | 382     | 2676    |
| 29      | PB5   | -2742   | -1324   | 77      | P14   | 2736    | -1666   | 125     | DVCC3 | 268     | 2676    |
| 30      | PB6   | -2742   | -1438   | 78      | P15   | 2736    | -1552   | 126     | P73   | 68      | 2676    |
| 31      | PC0   | -2742   | -1552   | 79      | P16   | 2736    | -1438   | 127     | P74   | -46     | 2676    |
| 32      | PC1   | -2742   | -1666   | 80      | DVSS4 | 2736    | -1318   | 128     | P75   | -160    | 2676    |
| 33      | PC2   | -2742   | -1780   | 81      | P17   | 2736    | -1066   | 129     | P76   | -274    | 2676    |
| 34      | PC3   | -2742   | -1894   | 82      | P40   | 2736    | -952    | 130     | P77   | -388    | 2676    |
| 35      | PC4   | -2742   | -2010   | 83      | P41   | 2736    | -838    | 131     | PD6   | -520    | 2676    |
| 36      | PC5   | -2742   | -2134   | 84      | P42   | 2736    | -724    | 132     | PD7   | -634    | 2676    |
| 37      | PF0   | -2194   | -2682   | 85      | P43   | 2736    | -610    | 133     | PF3   | -748    | 2676    |
| 38      | PF1   | -2068   | -2682   | 86      | P44   | 2736    | -496    | 134     | PF4   | -862    | 2676    |
| 39      | PF2   | -1954   | -2682   | 87      | P45   | 2736    | -382    | 135     | PF5   | -976    | 2676    |
| 40      | PD0   | -1840   | -2682   | 88      | P46   | 2736    | -268    | 136     | DVSS7 | -1090   | 2676    |
| 41      | AM0   | -1726   | -2682   | 89      | P47   | 2736    | -154    | 137     | PF6   | -1204   | 2676    |
| 42      | DVCC1 | -1612   | -2682   | 90      | P30   | 2736    | -40     | 138     | PF7   | -1318   | 2676    |
| 43      | X2    | -1410   | -2682   | 91      | P31   | 2736    | 74      | 139     | P90   | -1432   | 2676    |
| 44      | DVSS2 | -1244   | -2682   | 92      | P32   | 2736    | 188     | 140     | P91   | -1546   | 2676    |
| 45      | X1    | -1079   | -2682   | 93      | P33   | 2736    | 302     | 141     | NMi   | -1660   | 2676    |
| 46      | AM1   | -963    | -2682   | 94      | P34   | 2736    | 416     | 142     | VREFL | -1954   | 2676    |
| 47      | RESET | -849    | -2682   | 95      | P35   | 2736    | 530     | 143     | VREFH | -2068   | 2676    |
| 48      | XT1   | -734    | -2682   | 96      | P36   | 2736    | 644     | 144     | P80   | -2194   | 2676    |

## 2.3 Pin Names and Functions

The names of the input/output pins and their functions

Table 2.3.1 Pin Names and Functions (1/4)

| Pin Name                                      | Number of Pins | I/O                        | Functions   |
|---|----------------|----------------------------|---|
| P00 to P07<br>D0 to D7                        | 8              | I/O<br>I/O                 | Port 0: I/O port that allows I/O to be selected at the bit level<br>Data (Lower): Bits 0 to 7 of data bus   |
| P10 to P17<br>D8 to D15                       | 8              | I/O<br>I/O                 | Port 1: I/O port that allows I/O to be selected at the bit level<br>(When used to the external 8-bit bus)<br>Data (Upper): Bits 8 to 15 of data bus                               |
| P20 to P27<br>A16 to A23                      | 8              | Output<br>Output           | Port 2: I/O port<br>Address: Bits 16 to 23 of address bus   |
| P30 to P37<br>A8 to A15                       | 8              | Output<br>Output           | Port 3: I/O port<br>Address: Bits 8 to 15 of address bus  |
| P40 to P47<br>A0 to A7                        | 8              | Output<br>Output           | Port 4: I/O port<br>Address: Bits 0 to 7 of address bus   |
| PZ0<br>$\overline{RD}$                        | 1              | Output<br>Output           | Port Z0: Output port<br>Read: Strobe signal for reading external memory   |
| PZ1<br>$\overline{WR}$                        | 1              | Output<br>Output           | Port Z1: Output port<br>Write: Strobe signal for writing data to pins D0 to D7  |
| PZ2<br>$\overline{HWR}$                       | 1              | I/O<br>Output              | Port Z2: I/O port (with pull-up resistor)<br>High write: Strobe signal for writing data to pins D8 to D15   |
| PZ3<br>R/ $\overline{W}$<br>$\overline{SRWR}$ | 1              | I/O<br>Output<br>Output    | Port Z3: I/O port (with pull-up resistor)<br>Read/write: 1 represents read or dummy cycle; 0 represents write cycle.<br>Write for SRAM: Strobe signal for writing data.           |
| P56<br>$\overline{WAIT}$                      | 1              | I/O<br>Input               | Port 56: I/O port (with pull-up resistor)<br>Wait: Pin used to request CPU bus wait   |
| P60<br>$\overline{CS0}$                       | 1              | Output<br>Output           | Port 60: Output port<br>Chip select 0: Outputs 0 when address is within specified address area.   |
| P61<br>$\overline{CS1}$<br>$\overline{SDCS}$  | 1              | Output<br>Output<br>Output | Port 61: Output port<br>Chip select 1: Outputs 0 when address is within specified address area<br>Chip select for SDRAM: Outputs 0 when address is within SDRAM address area      |
| P62<br>$\overline{CS2}$<br>$\overline{CS2A}$  | 1              | Output<br>Output<br>Output | Port 62: Output port<br>Chip select 2: Outputs 0 when address is within specified address area<br>Expand chip select 2A: Outputs 0 when address is within specified address area  |
| P63<br>$\overline{CS3}$                       | 1              | Output<br>Output           | Port 63: Output port<br>Chip select 3: Outputs 0 when address is within specified address area  |
| P64<br>EA24<br>$\overline{CS2B}$              | 1              | Output<br>Output           | Port 64: Output port<br>Chip select 24: Outputs 0 when address is within specified address area<br>Expand chip select 2B: Outputs 0 when address is within specified address area |
| P65<br>EA25<br>$\overline{CS2C}$              | 1              | Output<br>Output<br>Output | Port 65: Output port<br>Chip select 25: Outputs 0 when address is within specified address area<br>Expand chip select 2C: Outputs 0 when address is within specified address area |
| P66<br>$\overline{CS2D}$<br>$\overline{SRLB}$ | 1              | Output<br>Output<br>Output | Port 66: Output port<br>Expand chip select 2D: Outputs 0 when address is within specified address area<br>Lower byte enable for SRAM: Outputs 0 when lower data is enable.        |
| P67<br>$\overline{CS2E}$<br>$\overline{SRUB}$ | 1              | Output<br>Output<br>Output | Port 67: Output port<br>Expand chip select 2E: Outputs 0 when address is within specified address area<br>Upper byte enable for SRAM: Outputs 0 when upper data is enable.        |



Table 2.3.2 Pin Names and Functions (2/4)

| Pin Name  | Number of Pins | I/O                                | Functions  |
|---|----------------|------------------------------------|--|
| P70<br>SCK<br>OPTRX0                                  | 1              | I/O<br>I/O<br>Input                | Port 70: I/O port<br>Serial bus interface clock I/O data at SIO mode<br>Serial 0 receive data  |
| P71<br>S0<br>SDA<br><br>OPTRX0                        | 1              | I/O<br>Output<br>I/O<br><br>Output | Port 71: I/O port<br>Serial bus interface send data at SIO mode<br>Serial bus interface send/receive data at I <sup>2</sup> C bus mode<br>Open-drain output mode by programmable<br>Serial 0 send data |
| P72<br>SI<br>SCL                                      | 1              | I/O<br>Input<br>I/O                | Port 72: I/O port<br>Serial bus interface receive data at SIO mode<br>Serial bus interface clock I/O data at I <sup>2</sup> C bus mode<br>Open-drain output mode by programmable                       |
| P73<br>$\overline{\text{CS2F}}$                       | 1              | I/O<br>Output                      | Port 73: I/O port<br>Expand chip select 2F: Outputs 0 when address is within specified address area  |
| P74<br>$\overline{\text{CS2G}}$                       | 1              | I/O<br>Output                      | Port 74: I/O port<br>Expand chip select 2G: Outputs 0 when address is within specified address area  |
| P75<br>$\overline{\text{CSEXA}}$                      | 1              | I/O<br>Output                      | Port 75: I/O port<br>Expand chip select EXA: Outputs 0 when address is within specified address area   |
| P76<br>MSK  | 1              | I/O<br>Input                       | Port 76: I/O port<br>Mask: Use for disable to output VEECLK for LCD driver   |
| P77<br>VEECLK   | 1              | I/O<br>Output                      | Port 77: I/O port<br>Output 32.768 kHz clock to LCD driver. (Can be disabled by MSK pin.)  |
| P80 to P87<br>AN0 to AN7<br>$\overline{\text{ADTRG}}$ | 8              | Input<br>Input<br>Input            | Port 80 to 87: Pin used to input ports<br>Analog input 0 to 7: Pin used to input to AD converter<br>AD trigger: Signal used to request AD start (with used to P83)                                     |
| P90 to P97<br>KI0 to KI7                              | 8              | Input<br>Input                     | Port 90 to 97: Pin used to input ports<br>Key input 0 to 7: Pin used of key-on wakeup 0 to 7<br>(Schmitt input, with pull-up resistor)   |
| PA0 to PA7<br>KO0 to KO7                              | 8              | Output<br>Output                   | Port A0 to A7: Pin used to output ports<br>Key output 0 to 7: Pin used of key-scan strobe 0 to 7   |
| PB0<br>TA0IN<br>TXD2                                  | 1              | I/O<br>Input<br>Output             | Port B0: I/O port<br>8-bit timer 0 input: Timer 0 input<br>Serial 2 send data: Open-drain output pin by programmable   |
| PB1<br>TA1OUT<br>RXD2                                 | 1              | I/O<br>Output<br>Input             | Port B1: I/O port<br>8-bit timer 1 output: Timer 1 output<br>Serial 2 receive data   |
| PB3<br>INT0   | 1              | I/O<br>Input                       | Port B3: I/O port<br>Interrupt request pin0: Interrupt request pin with programmable level/rising/falling edge   |
| PB4<br>INT1   | 1              | I/O<br>Input                       | Port B4: I/O port<br>Interrupt request pin1: Interrupt request pin with programmable rising/falling edge   |

Table 2.3.3 Pin Names and Functions (3/4)

| Pin Name                                   | Number of Pins | I/O                        | Functions  |
|--|----------------|----------------------------|--|
| PB5<br>INT2<br><br>TA3OUT                  | 1              | I/O<br>Input<br><br>Output | Port B5: I/O port<br>Interrupt request pin2: Interrupt request pin with programmable rising/falling edge<br>8-bit timer 3 output: Timer 3 output |
| PB6<br>INT3<br><br>TB0OUT0                 | 1              | I/O<br>Input<br><br>Output | Port B6: I/O port<br>Interrupt request pin3: Interrupt request pin with programmable rising/falling edge<br>Timer B0 output                      |
| PC0<br>TXD0                                | 1              | I/O<br>Output              | Port C0: I/O port<br>Serial 0 send data: Open-drain output pin by programmable   |
| PC1<br>RXD0                                | 1              | I/O<br>Input               | Port C1: I/O port<br>Serial 0 receive data   |
| PC2<br>SCLK0<br>$\overline{\text{CTS0}}$   | 1              | I/O<br>I/O<br>Input        | Port C2: I/O port<br>Serial 0 clock I/O<br>Serial 0 data send enable (Clear to send)   |
| PC3<br>TXD1                                | 1              | I/O<br>Output              | Port C3: I/O port<br>Serial 1 send data<br>Open-drain output pin by programmable   |
| PC4<br>RXD1                                | 1              | I/O<br>Input               | Port C4: I/O port<br>Serial 1 receive data   |
| PC5<br>SCLK1<br>$\overline{\text{CTS1}}$   | 1              | I/O<br>I/O<br>Input        | Port C5: I/O port<br>Serial 1 clock I/O<br>Serial 1 data send enable (Clear to send)   |
| PD0<br>D1BSCP                              | 1              | Output<br>Output           | Port D0: Output port<br>LCD driver output pin  |
| PD1<br>D2BLP                               | 1              | Output<br>Output           | Port D1: Output port<br>LCD driver output pin  |
| PD2<br>D3BFR                               | 1              | Output<br>Output           | Port D2: Output port<br>LCD driver output pin  |
| PD3<br>DLEBCD                              | 1              | Output<br>Output           | Port D3: Output port<br>LCD driver output pin  |
| PD4<br>DOFFB                               | 1              | Output<br>Output           | Port D4: Output port<br>LCD driver output pin  |
| PD6<br>$\overline{\text{ALARM}}$<br>MLDALM | 1              | Output<br>Output<br>Output | Port D6: Output port<br>RTC alarm output pin<br>Melody/alarm output pin (Inverted)   |
| PD7<br>MLDALM                              | 1              | Output<br>Output           | Port D7: Output port<br>Melody/alarm output pin  |
| PE0 to PE7<br>LD0 to LD7                   | 8              | I/O<br>Output              | Port E0 to E7: I/O port<br>Data bus for LCD driver   |
| PF0<br>$\overline{\text{SDRAS}}$           | 1              | I/O<br>Output              | Port F0: Output port<br>Row address strobe for SDRAM: Outputs 0 when address is within SDRAM address area  |
| PF1<br>$\overline{\text{SDCAS}}$           | 1              | I/O<br>Output              | Port F1: Output port<br>Column address strobe for SDRAM: Outputs 0 when address is within SDRAM address area                                     |

Table 2.3.4 Pin Names and Functions (4/4)

| Pin Name                                | Number of Pins | I/O              | Functions   |
|---|----------------|------------------|---|
| PF2<br>SDWE                             | 1              | Output<br>Output | Port F2: Output port<br>Write enable for SDRAM  |
| PF3<br>SDLDQM                           | 1              | Output<br>Output | Port F3: Output port<br>Lower data enable for SDRAM   |
| PF4<br>SDUDQM                           | 1              | Output<br>Output | Port F4: Output port<br>Upper data enable for SDRAM   |
| PF5<br>SDCKE                            | 1              | Output<br>Output | Port F5: Output port<br>Clock enable for SDRAM  |
| PF6<br>SDCLK                            | 1              | Output<br>Output | Port F6: Output port<br>Clock for SDRAM   |
| PF7                                     | 1              | Output           | Port F7: Output port  |
| PS<br>$\overline{\text{NMI}}$<br>(Note) | 1              | Input<br>Input   | Power save mode setting terminal<br>Non-maskable interrupt request: Interrupt request pin with programmable falling edge level or with both edge levels programmable  |
| AM0 to AM1                              | 2              | Input            | Operation mode:<br>Fixed to AM1 = 1, AM0 = 1 when using internal ROM (when ROM code is 9999, setting is prohibited).<br>Fixed to AM1 = 0, AM0 = 1 when using external ROM by 16-bit external bus, or 8- or 16-bit dynamic sizing.<br>Fixed to AM1 = 0, AM0 = 0 when using external ROM by 8-bit external bus. |
| EMU0                                    | 1              | Output           | Open pin  |
| EMU1                                    | 1              | Output           | Open pin  |
| $\overline{\text{RESET}}$               | 1              | Input            | Reset: Initializes TMP91C820A (with pull-up resistor).  |
| VREFH                                   | 1              | Input            | Pin for reference voltage input to AD converter (H)   |
| VREFL                                   | 1              | Input            | Pin for reference voltage input to AD converter (L)   |
| X1/X2                                   | 2              | I/O              | High-frequency oscillator connection pins   |
| XT1/XT2                                 | 2              | I/O              | Low-frequency oscillator connection pins  |
| AVCC                                    | 1              |                  | Power supply pin for AD converter   |
| AVSS                                    | 1              |                  | GND pin for AD converter (0 V)  |
| DVCC                                    | 3              |                  | Power supply pins (All VCC pins should be connected with the power supply pin).   |
| DVSS                                    | 7              |                  | GND pins (All pins should be connected with GND (0 V).)   |

Note: Please input 1 into  $\overline{\text{NMI}}/\overline{\text{PS}}$  pin, because  $\overline{\text{NMI}}/\overline{\text{PS}} = 0$  means power save mode after reset.

### 3. Operation

This following describes block by block the functions and Notes and restrictions for each block are outlined in 6 "end of this manual .

#### 3.1 CPU

The TMP91C820A incorporates a built-in CPU (The 900/L1 CPU operation, see the " TLCS- 900/L1 CPU" .

The following describe the unique function of the CPU. Functions are not covered in the TLCS- 900/L1 CPU section.

##### 3.1.1 Reset

When resetting the TMP91C820A, since both the power supply is within the operating voltage range, and that the internal is stabilized. ~~RESET~~ input to the low level for at least 10 system clocks (MHz) .

Thus, when turn on the switch, supply voltage is within the voltage range, and that the internal high-frequency clock ~~RESET~~ input to low level at least for 10 system clocks.

Clock gear is initialized to 1/16 mode by means that the mode is set to 0x1021 .

When the reset is accepted, the CPU:

- Sets as follows the program counter (PC) in accordance at address FFFF00H to FFFF02H:  
PC<7: 0> Value at FFFF00H address  
PC<15: 8> Value at FFFF01H address  
PC<23: 4> Value at FFFF02H address
- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF2: 0> of the status register (SR) to register to level 7) .
- Sets the <MAX> bit of the status register to 1 (MAX mode) (Note: As this product does not support MI N mode, do not set MAX mode.)
- Clears bits <RFP2: 0> of the status register to 000.

When reset is released, the CPU instructions are executed in accordance with the program counter settings set in the internal above described when the reset is released.

When the reset is accepted, the CPU starts, and the following.

Initializes the internal I/O registers.

Sets the port pins, including the internal halt/A0, to general input or output port mode.

Note: The CPU internal register (except to PC, SR, XSP) and internal RAM data do not change by resetting.

Figure 3. 1. 1 is a reset timing of the TMP91C820A- 900/L1 CPU.




Figure 3.1.1 TMP91C820A-9999 Reset Timing Example (The case of using external ROM)

### 3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91C820A.




Figure 3.2.1 Memory Map

Note: Address 000FE0H to 000FFFH is assigned for the external memory area of built-in RAM type LCD driver.

And when ROM code is 9999, internal mask ROM area also defines external memory area.


### 3.3 Triple Clock Function and Standby Function

TMP91C820A contains (1) Clock gear, (2) Clock doubler, (3) Standby control, and (4) Noise-reducing circuit. It is used for low-power, low-current applications. This chapter is organized as follows:

- 3.3.1 Block Diagram of System Clock
- 3.3.2 SFRs
- 3.3.3 System Clock Controller
- 3.3.4 Prescaler Clock Controller
- 3.3.5 Clock Doubler (DFM)
- 3.3.6 Noise Reduction Circuits
- 3.3.7 Standby Controller

The clock operating modes are as follows: (X1) X2 pins on clock mode (X1, X2, XT1 and XT2) and (X1) X2 pins on clock mode (X1, X2, XT1 and XT2) and (X1) X2 pins on clock mode (X1, X2, XT1 and XT2).

Figure 3.3.1 shows a transition figure.



Note 1: It's prohibited to control DFM in SLOW mode when shifting from SLOW mode to NORMAL mode with use of DFM. (DFM start up/stop/change write to DFMCRO<ACT1:0> register.)

Note 2: If you shift from NORMAL mode with use of DFM to NORMAL mode, the instruction should be separated into two procedures as below. Change CPU clock → Stop DFM circuit.

Note 3: It's prohibited to shift from NORMAL mode with use of DFM to STOP mode directly. You should set NORMAL mode once, and then shift to STOP mode. (You should stop high frequency oscillator after you stop DFM.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input is from the XT1 and XT2 pins. The clock frequency from the XT1 and XT2 pins is called  $f_s$ . The clock frequency called the system clock is defined as the clock of one cycle is defined to as one state.



## 3.3.1 Block Diagram of System Clock




Figure 3.3.2 Block Diagram of System Clock

## 3.3.2 SFRs

|                   |             |   |  |  |   |  |   |  |  |
|-------------------|-------------|---|--|--|---|--|---|--|--|
| SYSCR0<br>(00E0H) |             | 7   | 6  | 5  | 4   | 3  | 2   | 1  | 0  |
|                   | Bit symbol  | XEN   | XTEN   | RXEN   | RXTEN   | RSYSCK   | WUEF  | PRCK1  | PRCK0  |
|                   | Read/Write  | R/W   |  |  |   |  |   |  |  |
|                   | After reset | 1   | 1  | 1  | 0   | 0  | 0   | 0  | 0  |
|                   | Function    | High-frequency oscillator (fc)<br>0: Stop<br>1: Oscillation | Low-frequency oscillator (fs)<br>0: Stop<br>1: Oscillation<br><br>(Note 1) | High-frequency oscillator (fc) after release of STOP mode<br>0: Stop<br>1: Oscillation                               | Low-frequency oscillator (fs) after release of STOP mode<br>0: Stop<br>1: Oscillation | Selects clock after release of STOP mode<br>0: fc<br>1: fs                     | Warm-up timer<br>0: Write don't care<br>1: Write start timer<br>0: Read end warm up<br>1: Read do not end warm up   | Select prescaler clock<br>00: f <sub>FPH</sub> (Note 2)<br>01: Reserved<br>10: fc/16<br>11: Reserved |  |
| SYSCR1<br>(00E1H) |             | 7   | 6  | 5  | 4   | 3  | 2   | 1  | 0  |
|                   | Bit symbol  |   |  |  |   | SYSCK  | GEAR2   | GEAR1  | GEAR0  |
|                   | Read/Write  |   |  |  |   | R/W  |   |  |  |
|                   | After reset |   |  |  |   | 0  | 1   | 0  | 0  |
|                   | Function    |   |  |  |   | Select system clock<br>0: fc<br>1: fs  | Select gear value of high frequency (fc)<br>000: fc<br>001: fc/2<br>010: fc/4<br>011: fc/8<br>100: fc/16<br>101: (Reserved)<br>110: (Reserved)<br>111: (Reserved) |  |  |
| SYSCR2<br>(00E2H) |             | 7   | 6  | 5  | 4   | 3  | 2   | 1  | 0  |
|                   | Bit symbol  | PSENV   |  | WUPTM1   | WUPTM0  | HALTM1   | HALTM0  | SELDREV  | DRVE   |
|                   | Read/Write  | R/W   |  | R/W  | R/W   | R/W  | R/W   | R/W  | R/W  |
|                   | After reset | 0   |  | 1  | 0   | 1  | 1   | 0  | 0  |
|                   | Function    | 1: Disable<br>0: Power save mode enable<br><br>(Note 3)     |  | Warm-up timer<br>00: Reserved<br>01: 2 <sup>8</sup> inputted frequency<br>10: 2 <sup>14</sup><br>11: 2 <sup>16</sup> |   | HALT mode<br>00: Reserved<br>01: STOP mode<br>10: IDLE1 mode<br>11: IDLE2 mode |   | <DRVE> mode select<br>1: STOP<br>0: IDLE1<br>(Note 4)  | Pin state control in STOP/IDLE1 mode<br>0: I/O off<br>1: Remains the state before halt |

Note 1: By reset, low-frequency oscillator is enabled.

Note 2: It's prohibit to use to fc/16 prescaler clock when SBI block use. (I<sup>2</sup>C bus and clock synchronous.)

Note 3: When use  $\overline{\text{NMI}} / \overline{\text{PS}}$  pin as  $\overline{\text{NMI}}$  function, set <PSENV> to 1.

Note 4: 0 means IDLE1, and 1 means STOP. Please be careful because this setting is sometimes different from others.

Figure 3.3.3 SFR for System Clock

| Symbol  | Name                   | Address           | 7            |                  | 6                  |             | 5      | 4      | 3   | 2   | 1                 | 0   |
|---|------------------------|-------------------|--------------|------------------|--------------------|-------------|--------|--------|-----|-----|-------------------|-----|
| DFMCR0  | DFM control register 0 | E8H               | ACT1         |                  | ACT0               |             | DLUPFG | DLUPTM |     |     |                   |     |
|   |                        |                   | R/W          |                  | R/W                |             | R      | R/W    |     |     |                   |     |
|   |                        |                   | 0            |                  | 0                  |             | 0      | 0      |     |     |                   |     |
|   |                        |                   |              | DFM LUP select   | Lockup status flag | Lockup time |        |        |     |     |                   |     |
|   |                        |                   |              | f <sub>FPH</sub> |                    |             |        |        |     |     |                   |     |
|   |                        |                   | 00           | STOP STOP        |                    |             |        |        |     |     | f <sub>OSCH</sub> |     |
|   |                        |                   | 01           | RUN RUN          |                    |             |        |        |     |     | f <sub>OSCH</sub> |     |
| 10  | RUN STOP               | f <sub>DFM</sub>  |              |                  |                    |             |        |        |     |     |                   |     |
| 11  | RUN STOP               | f <sub>OSCH</sub> |              |                  |                    |             |        |        |     |     |                   |     |
| DFMCR1  | DFM control register 1 | E9H               | D7           |                  | D6                 |             | D5     | D4     | D3  | D2  | D1                | D0  |
|   |                        |                   | R/W          |                  | R/W                |             | R/W    | R/W    | R/W | R/W | R/W               | R/W |
|   |                        |                   | 0            |                  | 0                  |             | 0      | 1      | 0   | 0   | 1                 | 1   |
|   |                        |                   | DFM revision |                  |                    |             |        |        |     |     |                   |     |
| Input frequency 4 to 9 MHz (at 2.7 V to 3.6 V): Write 0BH |                        |                   |              |                  |                    |             |        |        |     |     |                   |     |

Figure 3.3.4 SFR for DFM

Limitation point on the use of DFM

1. It's prohibited to execute DFMenable/disable control (Write to DFMCR0<ACT>). You should control DFM in the N10 DFM (DFMCR0<ACT>=0).
2. If you stop DFM operation during using DFM (DFMCR0<ACT>=1), you should stop the DFM at the same time. The above executions should be separated into two processes.  

LD (DFMCR0), C0H ; Change the clock f<sub>DFM</sub> to f<sub>OSCH</sub>.

LD (DFMCR0), 00H ; DFM stop.
3. If you stop high-frequency oscillation using DFM (DFMCR0<ACT>=1), you should stop DFM before you stop high-frequency oscillation.

Please refer to Sub. 5 "CDM" for the details

|                   |             | 7   | 6   | 5  | 4   | 3                       | 2  | 1   | 0   |
|-------------------|-------------|---|---|--|---|-------------------------|--|---|---|
| EMCCR0<br>(00E3H) | Bit symbol  | PROTECT   | TA3LCDE   | AHOLD  | TA3MLDE   | –                       | EXTIN  | DRVOSCH   | DRVOSCL   |
|                   | Read/Write  | R   | R/W   | R/W  | R/W   | R/W                     | R/W  | R/W   | R/W   |
|                   | After reset | 0   | 0   | 0  | 0   | 0                       | 0  | 1   | 1   |
|                   | Function    | Protect flag<br>0: OFF<br>1: ON   | LCDC<br>Source clock<br>0: 32 kHz<br>1: TA3OUT            | Address<br>hold (Note)<br>0: Disable<br>1: Enable            | Melody/alarm<br>source clock<br>0: 32 kHz<br>1: TA3OUT    | Always fixed<br>to "0". | 1: External<br>clock   | fc oscillator<br>driver ability<br>1: Normal<br>0: Weak | fs oscillator<br>driver ability<br>1: Normal<br>0: Weak |
| EMCCR1<br>(00E4H) | Bit symbol  | Switching the protect ON/OFF by write to following 1st-KEY, 2nd-KEY<br>1st-KEY: EMCCR1 = 5AH, EMCCR2 = A5H in succession write<br>2nd-KEY: EMCCR1 = A5H, EMCCR2 = 5AH in succession write |   |  |   |                         |  |   |   |
|                   | Read/Write  |   |   |  |   |                         |  |   |   |
|                   | After reset |   |   |  |   |                         |  |   |   |
|                   | Function    |   |   |  |   |                         |  |   |   |
| EMCCR2<br>(00E5H) | Bit symbol  |   |   |  |   |                         |  |   |   |
|                   | Read/Write  |   |   |  |   |                         |  |   |   |
|                   | After reset |   |   |  |   |                         |  |   |   |
|                   | Function    |   |   |  |   |                         |  |   |   |
| EMCCR3<br>(00E6H) | Bit symbol  |   | ENFROM  | ENDROM   | ENPROM  |                         | FFLAG  | DFLAG   | PFLAG   |
|                   | Read/Write  |   | R/W   | R/W  | R/W   |                         | R/W  | R/W   | R/W   |
|                   | After reset |   | 0   | 0  | 0   |                         | 0  | 0   | 0   |
|                   | Function    |   | CS1A area<br>detect<br>control<br>0: Disable<br>1: Enable | CS2B 2G<br>area detect<br>control<br>0: Disable<br>1: Enable | CS2A area<br>detect<br>control<br>0: Disable<br>1: Enable |                         | CS1A write<br>operation<br>flag<br><br>When reading<br>0: Not written<br>1: Written<br>When writing<br>0: Clear flag | CS2B 2G<br>write<br>operation<br>flag                   | CS2A write<br>operation<br>flag                         |

Note: When getting access to the logic address 000000H to 000FDFH, 001000H to 002FFFH and FFE000H to FFFFFFFH, A0 to A23 holds the previous address of external access.

Figure 3.3.5 SFR for Noise Reducing

3.3.3 System Clock Controller

The system clock controller (system clock controller) for the CPU (for external I/O). It contains a basic clock generator circuit for (fc) operation. The register SYSCR1<SYSCK> changes the system clock frequency. SYSCRO<XEN> and SYSCRO<XTEN> control enabling and disabling of the system clock. SYSCR1<GEARO: 2> sets the gear ratio (frequency divider) of the system clock (fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the device when it is installed.

The combination of setting XTEN<XEN> and <GEARO: 2> to 100 will cause the system clock to be set to (fc/32) after reset.

For example, set to 0.5 MHz when the 16-MHz oscillator is used and X2 pins.

(1) Switching from NORMAL mode to SLOW mode

When the resonator is connected to the X1 and X2 pins, the warm-up timer can be operated during frequency oscillation has been attained.

The warm-up timer is set by SYSCR2<WUPTMO: 1>.

This warm-up timer can be programmed to start and stop. Examples 1 and 2.

Table 3.3.1 shows the warm-up times.

Note 1: When using an oscillator (Other than a resonator) with stable oscillation, a warm-up timer is not needed.

Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.

Table 3.3.1 Warm-up Times

| Warm-up Time<br>SYSCR2<br><WUPTM1:0> | Change to<br>NORMAL Mode | Change to<br>SLOW Mode |
|--------------------------------------|--------------------------|------------------------|
| 01 ( $2^8$ /frequency)               | 16 [μs]                  | 7.8 [ms]               |
| 10 ( $2^{14}$ /frequency)            | 1.024 [ms]               | 500 [ms]               |
| 11 ( $2^{16}$ /frequency)            | 4.096 [ms]               | 2000 [ms]              |


at f<sub>OSCH</sub> = 16 MHz,  
fs = 32.768 kHz

## Example 1: Setting the clock

Changing from high frequency ( $f_c$ ) to low frequency ( $f_s$ ).

|        |     |                      |   |
|--------|-----|----------------------|---|
| SYSCR0 | EQU | 00E0H                |   |
| SYSCR1 | EQU | 00E1H                |   |
| SYSCR2 | EQU | 00E2H                |   |
|        | LD  | (SYSCR2), -X11-- --B | ; Sets warm-up time to $2^{16}/f_s$ .     |
|        | SET | 6, (SYSCR0)          | ; Enables low-frequency oscillation.      |
|        | SET | 2, (SYSCR0)          | ; Clears and starts warm-up timer.        |
| WUP:   | BIT | 2, (SYSCR0)          | ; } Detects stopping of warm-up timer.    |
|        | JR  | NZ, WUP              |   |
|        | SET | 3, (SYSCR1)          | ; Changes $f_{SYS}$ from $f_c$ to $f_s$ . |
|        | RES | 7, (SYSCR0)          | ; Disables high-frequency oscillation.    |

X: Don't care, -: No change




## Example 2: Setting the clock

Changing from low frequency ( $f_s$ ) to high frequency ( $f_c$ ).

|        |     |                        |   |  |
|--------|-----|------------------------|---|--|
| SYSCR0 | EQU | 00E0H                  |   |  |
| SYSCR1 | EQU | 00E1H                  |   |  |
| SYSCR2 | EQU | 00E2H                  |   |  |
|        | LD  | (SYSCR2), -X10- - - -B | ; Sets warm-up time to $2^{14}/f_c$ .     |  |
|        | SET | 7, (SYSCR0)            | ; Enables high-frequency oscillation.     |  |
|        | SET | 2, (SYSCR0)            | ; Clears and starts warm-up timer.        |  |
| WUP:   | BIT | 2, (SYSCR0)            | ; } Detects stopping of warm-up timer.    |  |
|        | JR  | NZ, WUP                |   |  |
|        | RES | 3, (SYSCR1)            | ; Changes $f_{SYS}$ from $f_s$ to $f_c$ . |  |
|        | RES | 6, (SYSCR0)            | ; Disables low-frequency oscillation.     |  |

X: Don't care, -: No change



## (2) Clock gear controller

When the high-frequency mode is selected by setting  $SYSCR1 < SYS$ , the clock gear is set according to the gear set of the logic for  $SYSCR1$  either  $fc$ ,  $fc/2$ ,  $fc/4$ , or  $fc/8$ . The clock gear 1/8 is the lowest and reduces power consumption.

Example 3: Changing to a high-frequency gear

```
SYSCR1 EQU 00E1H
LD (SYSCR1), XXXX0000B ; Changes fsys to fc/2.
LD (SYSCR1), XXXX0100B ; Changes fsys to fc/32.
```

X: Don't care

## (High-speed clock gear changing)

To change the clock gear, write the register value to the register. It is necessary to perform a warm-up operation after writing the register value.

There is the possibility that the clock gear changing executed by the clock gear before changing. To execute switching instruction by the clock gear, execute a dummy instruction (Instruction to execute the write cycle).

(Example)

```
SYSCR1 EQU 00E1H
LD (SYSCR1), XXXX0001B ; Changes fsys to fc/4.
LD (DUMMY), 00H ; Dummy instruction.
```

|  |
|--|
| Instruction to be executed after clock gear has changed. |
|--|



3.3.4 Prescaler Clock Controller

For the internal I/O (TMRA to TMRA23, TMRA23 to TMRA23), the 00 is a prescaler and divides the clock.  
The clock input to the prescaler is divided by 2 and then divided by 2. The setting of the SYSCRO<PRCKO: 1> register is input. When it's used in PRCKO: 0, the source is set to 00.


3.3.5 Clock Doubler (DFM)

DFM outputs the clock signal, which is four times as fast as the low-frequency oscillator, even though the internal oscillator. A reset initializes DFM to stop status, setting to DFM. Like an oscillator, this oscillator requires initialization. The following example shows how DFM is used.

```
DFMCR0 EQU 00E8H
DFMCR1 EQU 00E9H
LD (DFMCR1), 0BH ; Parameter setting.
LD (DFMCR0), 01X0XXXXB ; Set lockup time to 212/4 MHz.
; Enables DFM operation and starts lockup.

LUP: BIT 5, (DFMCR0) ; } Detects end of lockup.
JR NZ, LUP ; }
LD (DFMCR0), 10X0XXXXB ; Changes fc from 4 MHz to 16 MHz.
```

X: Don't care



Note: Input frequency limitation and correction for DFM.  
Recommend to use input frequency (High-speed oscillation) for DFM in the following condition.

$f_{OSCH} = 4 \text{ MHz to } 9 \text{ MHz (Vcc = 2.7 V to 3.6 V): Write 0BH to DFMCR1.}$

### Limitation point on the use of DFM

1. It's prohibited to execute DFMenable/disable control (Write to DFMCRO<AOT>): You should control DFM in the N mode.
2. If you stop DFM operation during use of DFM, you should execute the commands that are shown in the stop mode of DFM at the time. Therefore the above execution should be separated below.
3. If you stop high-frequency oscillator during use of DFM, you should stop DFM before you stop high-frequency oscillator.

```
LD    (DFMCRO), C0H    ; Change the clock fDFM to fOSCH.
LD    (DFMCRO), 00H    ; DFM stop.
```

Examples of use are as follows.

#### (1) Start up/change control

(OK) Low-frequency oscillator operation mode (f<sub>S</sub>) → High-frequency oscillator operation mode (f<sub>DFM</sub>)  
 → DFM start-up mode (f<sub>DFM</sub>)

```
WUP:  LD    (SYSCR0), 11---1---B    ; High-frequency oscillator start-up/warm-up start.
      BIT    2, (SYSCR0)            ; } Check for the flag of lockup end.
      JR     NZ, WUP                ; }
      LD    (SYSCR1), ----0---B    ; Change the system clock fS to fOSCH.
      LD    (DFMCRO), 01-0---B    ; DFM start-up/lockup start.
LUP:  BIT    5, (DFMCRO)            ; } Check for the flag of lockup end.
      JR     NZ, LUP                ; }
      LD    (DFMCRO), 10-0---B    ; Change the system clock.
```

(OK) Low-frequency oscillator operation mode (f<sub>S</sub>) → High-frequency oscillator operation mode (f<sub>DFM</sub>)  
 → DFM start-up mode (f<sub>DFM</sub>)

```
LUP:  LD    (SYSCR1), ----0---B    ; Change the system clock fS to fOSCH.
      LD    (DFMCRO), 01-0---B    ; DFM start-up/lockup start.
      BIT    5, (DFMCRO)            ; } Check for the flag of lockup end.
      JR     NZ, LUP                ; }
      LD    (DFMCRO), 10-0---B    ; Change the system clock fOSCH to fDFM.
```

(Error) Low-frequency oscillator operation mode (f<sub>S</sub>) → High-frequency oscillator operation mode (f<sub>DFM</sub>)  
 → DFM start-up mode (f<sub>DFM</sub>)

```
WUP:  LD    (SYSCR0), 11---1---B    ; High-frequency oscillator start-up/warm-up start.
      BIT    2, (SYSCR0)            ; } Check for the flag of lockup end.
      JR     NZ, WUP                ; }
      LD    (DFMCRO), 01-0---B    ; DFM start-up/lockup start.
LUP:  BIT    5, (DFMCRO)            ; } Check for the flag of lockup end.
      JR     NZ, LUP                ; }
      LD    (DFMCRO), 10-0---B    ; Change the internal clock fOSCH to fDFM.
      LD    (SYSCR1), ----0---B    ; Change the system clock fS to fDFM.
```

## (2) Change/stop control

(OK) DFM use mode (High-frequency oscillator operation)  
 DFM stop (Low-frequency oscillator operation) → mode of STOP  
 stop

```
LD      (DFMCR0), 11-----B ; Change the system clock  $f_{DFM}$  to  $f_{OSCH}$ .
LD      (DFMCR0), 00-----B ; DFM stop.
LD      (SYSCR1), ----1---B ; Change the system clock  $f_{OSCH}$  to  $f_s$ .
LD      (SYSCR0), 0-----B ; High-frequency oscillator stop.
```

(Error) DFM use mode (Low-frequency oscillator operation)  
 DFM stop (High-frequency oscillator stop)

```
LD      (SYSCR1), ----1---B ; Change the system clock  $f_{DFM}$  to  $f_s$ .
LD      (DFMCR0), 11-----B ; Change the internal clock ( $f_c$ )  $f_{DFM}$  to  $f_{OSCH}$ .
LD      (DFMCR0), 00-----B ; DFM stop.
LD      (SYSCR0), 0-----B ; High-frequency oscillator stop.
```

(OK) DFM use mode (Set the STOP mode) → High-frequency oscillator operation → DFM stop  
 operations → DFM stop

```
LD      (SYSCR2), ----01---B ; Set the STOP mode.
                                   (This command can execute before use of DFM.)
LD      (DFMCR0), 11-----B ; Change the system clock  $f_{DFM}$  to  $f_{OSCH}$ .
LD      (DFMCR0), 00-----B ; DFM stop.
HALT                                     ; Shift to STOP mode.
```

(Error) DFM use mode (Set the STOP mode) → High-frequency oscillator stop

```
LD      (SYSCR2), ----01---B ; Set the STOP mode.
                                   (This command can execute before use of DFM.)
HALT                                     ; Shift to STOP mode.
```

### 3.3.6 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following functions.

- (1) Reduced driveability for high-frequency oscillator
- (2) Reduced driveability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator
- (4) Runaway provision with SFR protection register
- (5) Runaway provision with ROM protection register


The above functions are performed by making the appropriate settings to EMCCR3 registers.

- (1) Reduced driveability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonance occurs.

(Block diagram)



(Setting method)


The driveability of the oscillator is reduced by writing to the EMCCR0 register. By reset, <DRVOSCH> is initialized to 1 and the oscillator operates by normal driveability when the power supply is on.

## (2) Reduced drive for frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drivability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. By reset, <DRVOSCL> is initialized to 1.

## (3) Single drive for high-frequency oscillator

(Purpose)

Not need twin-drive and protect mistake operation of the external oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled and as a buffer by writing 0 to the EMCCR0<EXTIN> register always outputted 1.

By reset, <EXTIN> is initialized to 0.

- (4) Runaway protection with SFR protection register  
(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that prevents that it is initiated from the state which it is by stop memory control register (ICS/WAMMU) is changed.

And error handling is easy by INTPO interrupt.

#### Specified SFR list

- |    |   |
|----|---|
| 1. | CS/WAIT controller<br>BOCS, B1CS, B2CS, B3CS, BEXCS,<br>MSARO, MSAR1, MSAR2, MSAR3,<br>MAMRO, MAMR1, MAMR2, MAMR3 |
| 2. | MMU<br>LOCAL0/1/2/3   |
| 3. | Clock gear<br>SYSCRO, SYSCR1, SYSCR2, EMCCRO, EMCCR3  |
| 4. | DFM<br>DFMCRO/1   |

#### (Operation explanation)

Execute and release of protection (Write operation) by setting up a double key to EMCCR1 and EMCCR2 register.

#### (Double key)

1st - KEY: Succession writes in 5AH at EMCCR1 and

2nd - KEY: Succession writes in A5H at EMCCR1 and

A state of protection can be confirmed by reading EMCCR1.

By reset, protection becomes OFF.

And INTPO interrupt occurs when write operation with protection on state.

- (5) Runaway provision with ROM protection register  
(Purpose)

Provision in runaway of program by noise mixing.

(Operation explanation)

When write operation was executed for external the program, INT P1 is occurred and detects runaway function.

Three kinds of ROMs (Flash ROM, Data ROM, Program ROM), data ROM and program ROM are as follows on the logical address map.

1. Flash ROM: Address 4000000H to 7FFFFFFH
2. Data ROM: Address 8000000H to BFFFFFFH
3. Program ROM: Address C000000H to FFFFFFFH

For these address, admission/prohibition of detection with EMCCR3<ENFROM, ENDROM, ENPROM>. And INT P1 is notified with which ROM area in the case that occurred detection. EMCCR3<FFLAG, DFLAG, and PFLAG> is cleared when write operation is completed.

### 3.3.7 Standby Controller

#### (1) HALT modes

When the HALT instruction is executed, the operation enters IDLE1 or STOP mode, depending on the contents of the register.

The subsequent actions performed in each mode are as follows:

- a. IDLE2: Only the CPU halts.

The internal I/O is available to select operation by setting the following register.

Table 3.3.2 shows the registers of setting operation.

Table 3.3.2 SFR Setting Operation during IDLE2 Mode

| Internal I/O | SFR             |
|--------------|-----------------|
| TMRA01       | TA01RUN<I2TA01> |
| TMRA23       | TA23RUN<I2TA23> |
| TMRB0        | TB0RUN<I2TB0>   |
| SIO0         | SC0MOD1<I2S0>   |
| SIO1         | SC1MOD1<I2S1>   |
| AD converter | ADMOD1<I2AD>    |
| WDT          | WDMOD<I2WDT>    |
| SBI          | SBI0BR0<I2SBI0> |

- b. IDLE1: Only the oscillator and the RTC (Real time clock) operate.

- c. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is as follows:

Table 3.3.3 I/O Operation during HALT Modes

| HALT Mode        |  | IDLE2  | IDLE1                        | STOP |
|------------------|--|--|------------------------------|------|
| SYSCR2<HALTM1:0> |  | 11   | 10                           | 01   |
| Block            | CPU  | Stop   |                              |      |
|                  | I/O ports  | Keep the state when the HALT instruction was executed. | See Table 3.3.6, Table 3.3.7 |      |
|                  | TMRA, TMRB0                                      | Available to select operation block                    | Stop                         |      |
|                  | SIO, SBI   |  |                              |      |
|                  | AD converter                                     |  |                              |      |
|                  | WDT  |  |                              |      |
|                  | LCDC, SDRAMC<br>Interrupt controller<br>RTC, MLD | Operate  | Operational available        |      |



## (2) How to release the HALT mode

These halt states can be released by resetting or releasing sources are determined by the combination of mask register <IFF2: 0> and the HALT mode. The methods for releasing the HALT mode are shown in Table 3. 3. 4.

## Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt status. When the interrupt request level set before the HALT mode exceeds the value of interrupt mask register, the interrupt is processed after releasing the HALT mode, and the instruction that follows the HALT instruction is executed. When the interrupt request level is less than the value of the mask register, releasing the HALT mode is not executed until the interrupt processing is completed (regardless of the value of the mask register). However only for INTRTC, INTALMO to INTALM4, interrupt request level is less than the value of the mask register, releasing the the HALT mode is executed. In this case, the CPU starts executing the instruction next to the HALT instruction when the interrupt request flag is held at 1.

Note: Usually, interrupts can release all halt status. However, the interrupts ( $\overline{\text{NMI}}$ , INT0 to INT3, INTKEY, INTRTC, INTALMO to INTALM4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of  $f_{\text{FPH}}$ ) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to the HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

- Released by resetting

Releasing all halt status is executed by resetting.

When the stop mode is released by reset, it is necessary to set the operation of the oscillator. (See Table 3. 3. 5)

When releasing the HALT mode by resetting, the internal state before the HALT instruction is executed. The register contents are initialized. (Releasing due to interrupt is not executed.)

Table 3.3.4 Source of Halt State Clearance and Halt Clearance Operation

| Status of Received Interrupt   |           |                                      | Interrupt Enabled<br>(Interrupt level) $\geq$ (Interrupt mask) |       |                 | Interrupt Disabled<br>(Interrupt level) $<$ (Interrupt mask) |       |                 |
|--------------------------------|-----------|--------------------------------------|--|-------|-----------------|--|-------|-----------------|
| HALT mode                      |           |                                      | IDLE2  | IDLE1 | STOP            | IDLE2  | IDLE1 | STOP            |
| Source of halt state clearance | Interrupt | NMI                                  | ◆  | ◆     | ◆ <sup>*1</sup> | —  | —     | —               |
|                                |           | INTWDT                               | ◆  | ×     | ×               | —  | —     | —               |
|                                |           | INT0 to INT3 (Note 1)                | ◆  | ◆     | ◆ <sup>*1</sup> | ○  | ○     | ○ <sup>*1</sup> |
|                                |           | INTALM0 to INTALM4                   | ◆  | ◆     | ×               | ○  | ○     | ×               |
|                                |           | INTTA0 to INTTA3, INTTB00 to INTTB01 | ◆  | ×     | ×               | ×  | ×     | ×               |
|                                |           | INTRX0 to INTRX2, TX0 to TX2         | ◆  | ×     | ×               | ×  | ×     | ×               |
|                                |           | INTSS0 to INTSS2                     | ◆  | ×     | ×               | ×  | ×     | ×               |
|                                |           | INTAD                                | ◆  | ×     | ×               | ×  | ×     | ×               |
|                                |           | INTKEY                               | ◆  | ◆     | ◆ <sup>*1</sup> | ○  | ○     | ○ <sup>*1</sup> |
|                                |           | INTRTC                               | ◆  | ◆     | ×               | ○  | ○     | ×               |
|                                |           | INTSBI                               | ◆  | ×     | ×               | ×  | ×     | ×               |
|                                |           | INTLCD                               | ◆  | ×     | ×               | ×  | ×     | ×               |
|                                |           | RESET                                | Initialize LSI.  |       |                 |  |       |                 |

◆: After clearing the HALT mode, CPU starts interrupt processing.

○: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction.

×: It can not be used to release the HALT mode .


—: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.

\*1: Releasing the HALT mode is executed after passing the warm-up time.

Note: When the HALT mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level H until starting interrupt processing. If level L is set before holding level L, interrupt processing is correctly started.

(Example releasing IDLE1 mode)

An INT0 interrupt clears the halt mode if it is in IDLE1 mode.



## (3) Operation

## a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations in the IDLE2 setting register, can take place. Instructions

Figure 3.3.6 illustrates an example of the timing for clearing the IDLE2 mode halt state by an interrupt.




Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

## b. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the internal clock divider can operate. The system clock in the MCU stops. The pins are tri-state, depending on setting the register SYSCR2<SELDRV, 3.3.7 summarizes the state of these pins in the IDLE1 mode.

In the halt state, the interrupt request is sampled by the internal clock; however, clearance of the halt state is asynchronous with it.

Figure 3.3.7 illustrates the timing for clearing the IDLE1 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

c. STOP mode

When STOP mode is selected, all internal circuit operation is suspended. The status of the oscillator pin in STOP mode depends on the SYSCR2<SELD<sub>DRV</sub>, DRVE> register bits. Table 3.3.3 summarizes the status of these pins in STOP mode.

After STOP mode has been cleared, system clock warm-up time has elapsed, and oscillator operation has been cleared, either NORMAL mode or SLOW mode can be selected using the SYSCRO<RSYSCK> register. Therefore, <RXTEN> must be set according to the warm-up times in Table 3.3.5.

Figure 3.3.8 illustrates the timing for clearing an interrupt.




Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt


Table 3.3.5 Sample Warm-up Times after Clearance of STOP Mode

at f<sub>OSCH</sub> = 16 MHz, f<sub>s</sub> = 32.768 kHz

| SYSCR0<br><RSYSCK> | SYSCR2<WUPTM1:0>     |                       |                       |
|--------------------|----------------------|-----------------------|-----------------------|
|                    | 01 (2 <sup>8</sup> ) | 10 (2 <sup>14</sup> ) | 11 (2 <sup>16</sup> ) |
| 0 (fc)             | 16 μs                | 1.024 ms              | 4.096 ms              |
| 1 (fs)             | 7.8 ms               | 500 ms                | 2000 ms               |

## (Setting example)

The STOP mode is entered when the low frequency operation after releasing due to NMI.



—: No change

Note: When different modes are used before and after STOP mode as the above mentioned, there is possible to release the HALT mode without changing the operation mode by acceptance of the halt release interrupt request during execution of halt instruction (during 6 state). In the system which accepts the interrupts during execution HALT instruction, set the same operation mode before and after the STOP mode.

Table 3.3.6 Input buffer state table

| Port Name        | Input Function Name | Input Buffer State  |                           |                         |                               |                         |                          |     |                    |     |
|------------------|---------------------|---|---------------------------|-------------------------|-------------------------------|-------------------------|--------------------------|-----|--------------------|-----|
|                  |                     | During Reset  | When the CPU is operating |                         | In HALT mode (IDLE2)          |                         | In HALT mode(IDLE1/STOP) |     |                    |     |
|                  |                     |   | When Used as function Pin | When Used as Input Port | When Used as function Pin     | When Used as Input Port | Condition A (Note)       |     | Condition B (Note) |     |
| P00-07           | D0-7                | OFF   | ON upon external read     | ON upon port read       | ON upon external read of LCDC | OFF                     | OFF                      | OFF | OFF                | OFF |
| P10-17           | D8-15               | 8bit start: OFF<br>16bit start: ON<br>Built-in ROM start: ON  |                           | ON                      |                               | OFF                     | OFF                      | OFF | OFF                | OFF |
| P20-27<br>P30-37 | —                   | 8bit start: OFF<br>16bit start: OFF<br>Built-in ROM start: ON |                           | ON                      |                               | OFF                     | —                        | OFF | —                  | OFF |
| P40-47           | —                   | 8bit start: OFF<br>16bit start: OFF<br>Built-in ROM start: ON | —                         | ON                      | —                             | OFF                     | —                        | OFF | —                  | OFF |
| PZ2 (*1)         | —                   | ON  | —                         | ON                      | —                             | OFF                     | —                        | OFF | —                  | OFF |
| PZ3 (*1)         | —                   | ON  | —                         | ON                      | —                             | OFF                     | —                        | OFF | —                  | OFF |
| P56 (*1)         | WAIT                | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| P70              | SCK, OPTRX0         | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| P71              | SDA                 | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| P72              | SI, SCL             | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | OFF | ON                 | ON  |
| P73              | —                   | ON  | —                         | ON                      | —                             | ON                      | —                        | OFF | —                  | ON  |
| P74              | —                   | ON  | —                         | ON                      | —                             | ON                      | —                        | OFF | —                  | ON  |
| P75              | —                   | ON  | —                         | ON                      | —                             | ON                      | —                        | OFF | —                  | ON  |
| P76              | MSK                 | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| P77              | —                   | ON  | —                         | ON                      | —                             | ON                      | —                        | OFF | —                  | ON  |
| P80 (*2)         | —                   | OFF   | —                         | ON upon port read       | —                             | OFF                     | —                        | OFF | —                  | OFF |
| P81 (*2)         | —                   | OFF   | —                         |                         | —                             | OFF                     | —                        | OFF | —                  | OFF |
| P82 (*2)         | —                   | OFF   | —                         |                         | —                             | OFF                     | —                        | OFF | —                  | OFF |
| P83 (*2)         | ADTRG               | OFF   | ON                        |                         | ON                            | OFF                     | ON                       | OFF | ON                 | OFF |
| P84 (*2)         | —                   | OFF   | —                         |                         | —                             | OFF                     | —                        | OFF | —                  | OFF |
| P85 (*2)         | —                   | OFF   | —                         |                         | —                             | OFF                     | —                        | OFF | —                  | OFF |
| P86 (*2)         | —                   | OFF   | —                         |                         | —                             | OFF                     | —                        | OFF | —                  | OFF |
| P87 (*2)         | —                   | OFF   | —                         |                         | —                             | OFF                     | —                        | OFF | —                  | OFF |
| P90 (*1)         | KI0                 | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| P91 (*1)         | KI1                 | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| P92 (*1)         | KI2                 | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| P93 (*1)         | KI3                 | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| P94 (*1)         | KI4                 | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| P95 (*1)         | KI5                 | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| P96 (*1)         | KI6                 | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| P97 (*1)         | KI7                 | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| PB0              | TA0IN               | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| PB1              | RXD2                | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| PB3              | INT0                | ON  | ON                        | ON                      | ON                            | ON                      | ON                       | ON  | ON                 | ON  |
| PB4              | INT1                | ON  | ON                        | ON                      | ON                            | OFF                     | ON                       | OFF | ON                 | OFF |
| PB5              | INT2                | ON  | ON                        | ON                      | ON                            | OFF                     | ON                       | OFF | ON                 | OFF |
| PB6              | INT3                | ON  | ON                        | ON                      | ON                            | OFF                     | ON                       | OFF | ON                 | OFF |
| PC0              | —                   | ON  | —                         | ON                      | —                             | ON                      | —                        | OFF | —                  | ON  |
| PC1              | RXD0                | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| PC2              | SCLK0, CTS0         | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| PC3              | —                   | ON  | —                         | ON                      | —                             | ON                      | —                        | OFF | —                  | ON  |
| PC4              | RXD1                | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| PC5              | SCLK1, CTS1         | ON  | ON                        | ON                      | ON                            | ON                      | OFF                      | OFF | ON                 | ON  |
| PE0-7            | —                   | ON  | —                         | ON                      | —                             | OFF                     | —                        | OFF | —                  | OFF |
| NMI/PS           | —                   | ON  | ON                        | —                       | ON                            | —                       | ON                       | —   | ON                 | —   |
| RESET (*1)       | —                   | ON  | ON                        | —                       | ON                            | —                       | ON                       | —   | ON                 | —   |
| AM0, 1           | —                   | ON  | ON                        | —                       | ON                            | —                       | ON                       | —   | ON                 | —   |
| X1, XT1          | —                   | ON  | ON                        | —                       | ON                            | —                       | IDLE1: ON, STOP: OFF     |     |                    |     |

ON: The buffer is always turned on. A current flows the input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

—: No applicable

\*1: Port having a pull-up/pull-down resistor.

\*2: AIN input does not cause a current to flow through the buffer.

(Note) Condition A/B are as follows.

| (SYSCR2) register setting |          | HALT mode   |             |
|---------------------------|----------|-------------|-------------|
| <DRIVE>                   | <SELDIV> | IDLE1       | STOP        |
| 0                         | 0        | Condition A | Condition A |
| 0                         | 1        |             |             |
| 1                         | 0        | Condition B | Condition B |
| 1                         | 1        |             |             |

Table 3.3.7 Output buffer state table

| Port Name | Output Function Name | Output Buffer State  |                           |                          |                           |                          |                                   |                          |                           |                          |
|-----------|----------------------|--|---------------------------|--------------------------|---------------------------|--------------------------|-----------------------------------|--------------------------|---------------------------|--------------------------|
|           |                      | During Reset   | When the CPU is operating |                          | In HALT mode (IDLE2)      |                          | In HALT mode (IDLE1/STOP)         |                          |                           |                          |
|           |                      |  | When Used as function Pin | When Used as Output Port | When Used as function Pin | When Used as Output Port | Condition A (Note)                |                          | Condition B (Note)        |                          |
|           |                      |  |                           |                          |                           |                          | When Used as function Pin         | When Used as Output Port | When Used as function Pin | When Used as Output Port |
| P00-07    | D0-7                 | OFF  | ON upon external read     | ON                       | OFF                       | ON                       | OFF                               | OFF                      | OFF                       | ON                       |
| P10-17    | D8-15                | OFF  |                           | ON                       | OFF                       | ON                       | OFF                               | OFF                      | OFF                       | ON                       |
| P20-27    | A16-23               | 8bit start: ON<br>16bit start: ON<br>Built-in ROM start: OFF | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P30-37    | A8-15                |  |                           |                          |                           |                          |                                   |                          |                           |                          |
| P40-47    | A0-7                 |  |                           |                          |                           |                          |                                   |                          |                           |                          |
| PZ0       | RD                   | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PZ1       | WR                   |  |                           |                          |                           |                          |                                   |                          |                           |                          |
| PZ2       | HWR                  | OFF (*1)   |                           |                          |                           |                          |                                   |                          |                           |                          |
| PZ3       | R/W, SRWE            |  |                           |                          |                           |                          |                                   |                          |                           |                          |
| P56       | —                    | OFF (*1)   | —                         | ON                       | —                         | ON                       | —                                 | OFF                      | —                         | ON                       |
| P60       | CS0                  | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P61       | CS1, SDCS            | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P62       | CS2, CS2A            | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P63       | CS3                  | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P64       | EA24, CS2B           | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P65       | EA25, CS2C           | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P66       | CS2D, SRLB           | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P67       | CS2E, SRUB           | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P70       | SCK                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P71       | SO, SDA, OPTTX0      | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P72       | SCL                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P73       | CS2F                 | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P74       | CS2G                 | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P75       | CSEXA                | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| P76       | —                    | OFF  | —                         | ON                       | —                         | ON                       | —                                 | OFF                      | —                         | ON                       |
| P77       | VEECLK               | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PA0       | KO0                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PA1       | KO1                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PA2       | KO2                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PA3       | KO3                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PA4       | KO4                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PA5       | KO5                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PA6       | KO6                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PA7       | KO7                  | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PB0       | TXD2                 | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PB1       | TA1OUT               | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PB3       | —                    | OFF  | —                         | ON                       | —                         | ON                       | —                                 | OFF                      | —                         | ON                       |
| PB4       | —                    | OFF  | —                         | ON                       | —                         | ON                       | —                                 | OFF                      | —                         | ON                       |
| PB5       | TA3OUT               | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PB6       | TB0OUT0              | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PC0       | TXD0                 | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PC1       | —                    | OFF  | —                         | ON                       | —                         | ON                       | —                                 | OFF                      | —                         | ON                       |
| PC2       | SCLK0                | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PC3       | TXD1                 | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PC4       | —                    | OFF  | —                         | ON                       | —                         | ON                       | —                                 | OFF                      | —                         | ON                       |
| PC5       | SCLK1                | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PD0       | D1BSCP               | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PD1       | D2BLP                | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PD2       | D3BFR                | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PD3       | DLEBCD               | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PD4       | DOFFB                | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PD6       | ALARM, MLDALM        | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PD7       | MLDALM               | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PE0-7     | LD0-7                | OFF  | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PF0       | SDRAS                | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PF1       | SDCAS                | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PF2       | SDWE                 | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PF3       | SDLDQM               | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PF4       | SDUDQM               | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| PF5       | SDCKE                | ON   | ON                        | ON                       | ON                        | ON                       | ON in self refresh cycle          | OFF                      | ON                        | ON                       |
| PF6       | SDCLK                | ON   | ON                        | ON                       | ON                        | ON                       | OFF                               | OFF                      | ON                        | ON                       |
| X2, XT2   | —                    | ON   | ON                        | —                        | ON                        | —                        | IDLE1: ON, STOP: output "H" level |                          |                           |                          |

ON: The buffer is always turned on.  
 OFF: The buffer is always turned off.  
 —: No applicable

\*1: Port having a pull-up/pull-down resistor.  
 \*2: AIN input does not cause a current to flow through the buffer.

(Note) Condition A/B are as follows.

| (SYSCR2) register setting |          | HALT mode   |             |
|---------------------------|----------|-------------|-------------|
| <DRVE>                    | <SELDRV> | IDLE1       | STOP        |
| 0                         | 0        | Condition A | Condition A |
| 0                         | 1        |             |             |
| 1                         | 0        | Condition B | Condition B |
| 1                         | 1        |             |             |

### 3.4 Interrupts

Interrupts are controlled by the logic CPU timer <IFF2: O> and by the interrupt controller.

The TMP91C820A has a total of 42 interrupt sources as follows:

- Interrupts by CPU resources (Software interrupts, illegal instruction interrupt)
- Internal interrupts: 28 sources
- Interrupts on external ports (INT3, INTKEY): 6 sources

A (Fixed) individual interrupt vector number is assigned to each interrupt. One of seven (Variable) priority levels can be assigned to each interrupt. The priority level of non-maskable interrupts is fixed. When an interrupt is generated, the sender reports its priority to the CPU. If multiple interrupts are generated simultaneously, the interrupt with the highest priority is accepted by the CPU (The highest priority is non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the mask register <IFF2: O>. If the priority level of the interrupt is higher than the mask register value, the interrupt is accepted.

However, software interrupts and illegal instruction interrupts are processed without comparison with the <IFF2: O> value.

The interrupt mask register <IFF2: O> value can be updated by the instruction (Executing E0 from IFF2: O to IFF2: O + 1). For example, EI 3 enables the acceptance of maskable interrupts whose priority level is 3 or higher, and enables the acceptance of non-maskable interrupts. If EI 0 is specified, maskable interrupts with a priority level of 0 are accepted (Operationally identical to "EI 7").

Operationally, the DI instruction (<IFF2: O> is 7) is identical to EI 7. The priority level of maskable interrupts is 0 to 6, the DI instruction is valid immediately after EI instruction is valid immediately after EI instruction is valid after execution of the instruction.

In addition to the general-purpose interrupt processing, the TMP91C820A has a microDMA processing mode as well.

Because the CPU transfers (Byte transfer, or 4-byte transfer) data at a high speed, this mode can be used for high-speed data transfer, such as transfer of I/O. TMP91C820A also has a microDMA mode for request processing by software not by interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.






Figure 3.4.1 Interrupt and Micro DMA Processing Sequence

### 3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs operations. However, in the case of software interrupt generated by the CPU, the CPU skips steps a and c and executes the following steps.

- a. The CPU reads the interrupt vector from the interrupt vector table. If there are simultaneous interrupts set to same priority level, the CPU generates an interrupt vector in accordance with the interrupt request. (The default priority level is 7. The smaller the value, the higher the priority level.)
- b. The CPU pushes the program counter (PC) and status register (SR) to the stack (Pointed to by XSP).
- c. The CPU sets the value of the CPU's interrupt mask register to the priority level for the accepted interrupt. If the priority level of the accepted interrupt is 7, the register's value is 7.
- d. The CPU increments the interrupt nesting counter.
- e. The CPU jumps to the address indicated by the interrupt vector, and starts the interrupt processing.

When the CPU completed the interrupt processing, user program resumes the main routine. RETI restores the contents of the program counter and status register from the stack and decrements the interrupt nesting counter.

Non-maskable interrupts cannot be disabled by a user program. However, they can be enabled or disabled by a user program. A user program can set the interrupt mask register to 0 for each interrupt source. (A priority level setting is not required.)

If an interrupt request is received with a priority level equal to or higher than the value set in the CPU interrupt mask register, the CPU accepts the interrupt. The CPU interrupt mask register <IFF2: 0> is set to the priority level for the accepted interrupt plus 1.

If, during interrupt processing, a higher level interrupt is generated, the CPU interrupts the current interrupt processing and begins processing the higher level interrupt. If a non-maskable interrupt request is generated from another interrupt source while the CPU is processing a non-maskable interrupt, the CPU accepts the request and begins processing the interrupt. After processing the later interrupt, the CPU returns to the interrupted interrupt processing and resumes processing.

If the CPU receives a request for another interrupt while it is processing an interrupt, the second interrupt is accepted immediately after the first interrupt processing routine. Specifying DI as the interrupt source is not an error. (Note that the 90C820A and 90C820A-1 are not compatible with the start instruction.)

A reset initializes the interrupt mask register <IFF2: 0> to 0, which enables all interrupts.

Table 3.4.1 shows the TMP91C820A interrupt vectors. The interrupt vectors from FFFFO0H to FFFFFFFH (256 bytes) are reserved for the interrupt vector.

Table 3.4.1 TMP91C820A Interrupt Vectors and Micro DMA Start Vectors

| Default Priority | Type         | Interrupt Source and Source of Micro DMA Request    | Vector Value (V)     | Vector Reference Address | Micro DMA Start Vector |
|------------------|--------------|---|----------------------|--------------------------|------------------------|
| 1                | Non-maskable | “Reset” or “SWI0” instruction                       | 0000H                | FFFF00H                  | –                      |
| 2                |              | “SWI1” instruction                                  | 0004H                | FFFF04H                  | –                      |
| 3                |              | INTUNDEF: Illegal instruction or “SWI2” instruction | 0008H                | FFFF08H                  | –                      |
| 4                |              | “SWI3” instruction                                  | 000CH                | FFFF0CH                  | –                      |
| 5                |              | “SWI4” instruction                                  | 0010H                | FFFF10H                  | –                      |
| 6                |              | “SWI5” instruction                                  | 0014H                | FFFF14H                  | –                      |
| 7                |              | “SWI6” instruction                                  | 0018H                | FFFF18H                  | –                      |
| 8                |              | “SWI7” instruction                                  | 001CH                | FFFF1CH                  | –                      |
| 9                |              | NMI pin   | 0020H                | FFFF20H                  | –                      |
| 10               |              | INTWD: Watchdog timer                               | 0024H                | FFFF24H                  | –                      |
| –                | Maskable     | (Micro DMA)   | –                    | –                        | –                      |
| 11               |              | INT0 pin  | 0028H                | FFFF28H                  | 0AH                    |
| 12               |              | INT1 pin  | 002CH                | FFFF2CH                  | 0BH                    |
| 13               |              | INT2 pin  | 0030H                | FFFF30H                  | 0CH                    |
| 14               |              | INT3 pin  | 0034H                | FFFF34H                  | 0DH                    |
| 15               |              | INTALM0: ALM0 (8 kHz)                               | 0038H                | FFFF38H                  | 0EH                    |
| 16               |              | INTALM1: ALM1 (512 Hz)                              | 003CH                | FFFF3CH                  | 0FH                    |
| 17               |              | INTALM2: ALM2 (64 Hz)                               | 0040H                | FFFF40H                  | 10H                    |
| 18               |              | INTALM3: ALM3 (2 Hz)                                | 0044H                | FFFF44H                  | 11H                    |
| 19               |              | INTALM4: ALM4 (1 Hz)                                | 0048H                | FFFF48H                  | 12H                    |
| 20               |              | INTTA0: 8-bit timer 0                               | 004CH                | FFFF4CH                  | 13H                    |
| 21               |              | INTTA1: 8-bit timer 1                               | 0050H                | FFFF50H                  | 14H                    |
| 22               |              | INTTA2: 8-bit timer 2                               | 0054H                | FFFF54H                  | 15H                    |
| 23               |              | INTTA3: 8-bit timer 3                               | 0058H                | FFFF58H                  | 16H                    |
| 24               |              | INTRX0: Serial receives (Channel 0)                 | 005CH                | FFFF5CH                  | 17H                    |
| 25               |              | INTTX0: Serial transmission (Channel 0)             | 0060H                | FFFF60H                  | 18H                    |
| 26               |              | INTRX1: Serial receives (Channel 1)                 | 0064H                | FFFF64H                  | 19H                    |
| 27               |              | INTTX1: Serial transmission (Channel 1)             | 0068H                | FFFF68H                  | 1AH                    |
| 28               |              | INTAD: AD conversion end                            | 006CH                | FFFF6CH                  | 1BH                    |
| 29               |              | INTKEY: Key-on wakeup                               | 0070H                | FFFF70H                  | 1CH                    |
| 30               |              | INTRTC: RTC (Alarm interrupt)                       | 0074H                | FFFF74H                  | 1DH                    |
| 31               |              | INTSBI: SBI interrupt                               | 0078H                | FFFF78H                  | 1EH                    |
| 32               |              | INTLCD: LCDC/LP pin                                 | 007CH                | FFFF7CH                  | 1FH                    |
| 33               |              | INTP0: Protect 0 (WR to special SFR)                | 0080H                | FFFF80H                  | 20H                    |
| 34               |              | INTP1: Protect 1 (WR to ROM)                        | 0084H                | FFFF84H                  | 21H                    |
| 35               |              | INTTC0: Micro DMA end (Channel 0)                   | 0088H                | FFFF88H                  | –                      |
| 36               |              | INTTC1: Micro DMA end (Channel 1)                   | 008CH                | FFFF8CH                  | –                      |
| 37               |              | INTTC2: Micro DMA end (Channel 2)                   | 0090H                | FFFF90H                  | –                      |
| 38               |              | INTTC3: Micro DMA end (Channel 3)                   | 0094H                | FFFF94H                  | –                      |
| 39               |              | Reserved  | –                    | –                        | –                      |
| 40               |              | Reserved  | –                    | –                        | –                      |
| 41               |              | Reserved  | –                    | –                        | –                      |
| 42               |              | INTRX2: Serial receive (Channel 2)                  | 00A4H                | FFFA4H                   | 29H                    |
| 43               |              | INTTX2: Serial transmission (Channel 2)             | 00A8H                | FFFA8H                   | 2AH                    |
| 44               |              | INTTB00: 16-bit timer 0 (TB0RG0)                    | 00ACH                | FFFFACH                  | 2BH                    |
| 45               |              | INTTB01: 16-bit timer 1 (TB0RG1)                    | 00B0H                | FFFFB0H                  | 2CH                    |
|                  |              | (Reserved)<br>to<br>(Reserved)                      | 00B4H<br>to<br>00FCH | FFFFB4H<br>to<br>FFFFFCH | –<br>to<br>–           |

### 3.4.2 Micro DMA Processing

In addition to general - purpose interrupt processing, the micro DMA function. Interrupt requests set by micro DMA per the highest priority level for maskable interrupts (Level 3) as the particular interrupt source.

Because the micro DMA function has been implemented in the CPU, when CPU is a state of standby by HALT instruction, DMA will be ignored (Pending).

#### (1) Micro DMA operation

When an interrupt request is generated by an internal or external source, the micro DMA start vector register gets the micro DMA request to the interrupt priority level setting register. The four channels allow micro DMA access for up to four types of requests one time.

When micro DMA is accepted, the interrupt request to the channel is cleared. The data are automatically transferred to the transfer address set in the control register. The counter is decremented by 1. If the decremented counter reaches 0, the processing ends with no change in the value of the micro DMA start vector register. If the decremented read address is 0, the micro DMA interrupt (INTTC3) passes from the CPU to the interrupt control register. The start vector register is cleared to 0, the next micro DMA processing completes.

If a micro DMA request is set from the external source, the priority is based on the interrupt priority level but on the channel number the higher the priority (Channel 0 is the highest).

If an interrupt request is triggered for the interrupt source between the clearing of the micro DMA start vector register and the general - purpose interrupt processing executes at the interrupt source only using the interrupt for DMA (Not using the interrupt for general - purpose interrupt). Interrupts level to 0 (disabled).

If using micro DMA and general - purpose interrupt processing, first set the level of the micro DMA processing to the highest level, the other interrupt levels. In this case, the cause of the edge interrupt.

As with other maskable interrupt type, the micro DMA interrupt is determined by the interrupt level and the interrupt source.

While the register for source/destination addresses is a 32-bit control register only if set to output 24-bit. Accordingly, microDMA can access 16 Mbytes (The upper 16 Mbytes are not valid).

Three microDMA transfer modes are supported, 2-byte transfer, and 4-byte transfer. After a transfer, source/destination addresses are incremented, decremented, or unchanged.

This simplifies the transfer of data from I/O to memory, from I/O to I/O. For details of the transfer modes, see "the transfer mode register". As the transfer count processing can be set for per portion 65536 (The microDMA processing count is max. 65536, where the initial value is 0).

MicroDMA processing can be started by the 31 interrupt start vectors of Table 3.4.1 and by the microDMA software interrupts.

Figure 3.4.2 shows the word DMA cycle for transfer of address INC mode (except, the same as for other modes).

(The conditions for this cycle can be external waits, the source/transfer destination address and number of values).




Figure 3.4.2 Timing for Micro DMA Cycle

States 1 to 3: Instruction fetch cycle (Gets next address code).

If three or more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA read cycle.

State 6: Dummy cycle (The address bus remains unchanged from state 5).

States 7 to 8: Micro DMA write cycle.

Note 1: If the source address area is an 8-bit bus, it is incremented by two states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is incremented by two states.

Note 2: If the destination address area is an 8-bit bus, it is incremented by two states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is incremented by two states.

( 2 ) Soft start function

In addition to starting the microDMA function by i n a microDMA software start function, the general write cycle to the DMAR register.

Writing 1 to each bit of DMAR register causes micro transfer, the bit of the DMAR register which supplied automatically cleared to 0.

Only one channel can be set for DMA request at once. (one bit.)


When writing again 1 to the DMAR register, check writing 1.

When a burst is specified by DMAB register, data is the value in the microDMA transfer counter is 0 after


| Symbol | Name                 | Address | 7 | 6 | 5 | 4 | 3           | 2     | 1     | 0     |
|--------|----------------------|---------|---|---|---|---|-------------|-------|-------|-------|
| DMAR   | DMA request register | 89H     |   |   |   |   | DMA request |       |       |       |
|        |                      |         |   |   |   |   | DMAR3       | DMAR2 | DMAR1 | DMAR0 |
|        |                      |         |   |   |   |   | R/W         |       |       |       |
|        |                      |         |   |   |   |   | 0           | 0     | 0     | 0     |

( 3 ) Transfer control registers

The transfer source address and the transfer destination address are specified in the following registers. An 16-bit counter can be used to



## (4) Detailed description of the transfer mode register



Note: When setting a value in this register, write 0 to the upper three bits.

|                |     |    | Number of Transfer Bytes  | Mode Description   | Number of Execution States (*) | Minimum Execution Time at $f_c = 16 \text{ MHz}$ |
|----------------|-----|----|---|--|--------------------------------|--|
| 000<br>(Fixed) | 000 | 00 | Byte transfer   | Transfer destination address INC mode<br>.....I/O to memory<br>(DMADn+) $\leftarrow$ (DMASn) | 8 states                       | 1000 ns  |
|                |     | 01 | Word transfer   | DMACn $\leftarrow$ DMACn - 1   | 12 sates                       | 1500 ns  |
|                |     | 10 | 4-byte transfer   | If DMACn = 0, then INTTCn is generated.  |                                |  |
|                | 001 | 00 | Byte transfer   | Transfer destination address DEC mode<br>.....I/O to memory<br>(DMADn-) $\leftarrow$ (DMASn) | 8 states                       | 1000 ns  |
|                |     | 01 | Word transfer   | DMACn $\leftarrow$ DMACn - 1   | 12 sates                       | 1500 ns  |
|                |     | 10 | 4-byte transfer   | If DMACn = 0, then INTTCn is generated.  |                                |  |
|                | 010 | 00 | Byte transfer   | Transfer source address INC mode<br>.....Memory to I/O<br>(DMADn) $\leftarrow$ (DMASn+)      | 8 states                       | 1000 ns  |
|                |     | 01 | Word transfer   | DMACn $\leftarrow$ DMACn - 1   | 12 sates                       | 1500 ns  |
|                |     | 10 | 4-byte transfer   | If DMACn = 0, then INTTCn is generated.  |                                |  |
|                | 011 | 00 | Byte transfer   | Transfer source address DEC mode<br>.....Memory to I/O<br>(DMADn) $\leftarrow$ (DMASn-)      | 8 states                       | 1000 ns  |
|                |     | 01 | Word transfer   | DMACn $\leftarrow$ DMACn - 1   | 12 sates                       | 1500 ns  |
|                |     | 10 | 4-byte transfer   | If DMACn = 0, then INTTCn is generated.  |                                |  |
|                | 100 | 00 | Byte transfer   | Fixed address mode<br>.....I/O to I/O<br>(DMADn) $\leftarrow$ (DMASn-)                       | 8 states                       | 1000 ns  |
|                |     | 01 | Word transfer   | DMACn $\leftarrow$ DMACn - 1   | 12 sates                       | 1500 ns  |
|                |     | 10 | 4-byte transfer   | If DMACn = 0, then INTTCn is generated.  |                                |  |
|                | 101 | 00 | Counter mode<br>..... For counting number of times interrupt is generated.<br>DMASn $\leftarrow$ DMASn + 1<br>DMACn $\leftarrow$ DMACn - 1<br>If DMACn = 0, then INTTCn is generated. |  | 5 sates                        | 625 ns   |

(\*) For external 16-bit bus, 0 waits, word/4-byte transfer mode, transfer source/transfer destination addresses both have even-numbered values.

Note: n: Corresponding micro DMA channels 0 to 3.

DMADn+/DMASn+: Post increment (Increments register value after transfer).

DMADn-/DMASn-: Post decrement (Decrements register value after transfer).

The I/Os in the table mean fixed address; memory means increment and decrement addresses.

Do not use undefined code, that is, codes other than those listed above for the transfer mode register.

### 3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt controller. The left-hand side shows the interrupt request signal circuit and the halt release circuit.

For each of the 36 interrupt channels there is an interrupt register (an interrupt request flip-flop), an interrupt priority register (an interrupt request flag latch) and an interrupt request flag latch. The interrupt request flag latch is set to 1 in the following cases: when reset occurs, when the interrupt has received a DMA request (when it is set), when the micro DMA burst transfer is terminated, when the interrupt for that channel is executed (by the interrupt priority setting register).

An interrupt priority can be set independently for each source by the interrupt priority register (IOPR). The interrupt priority levels (1 to 6) are provided. Setting an interrupt priority to 0 disables interrupt requests from that source. Maskable interrupts and watchdog timer interrupts (up to 8) at the same level are generated at the same time. The interrupt with the lowest priority or, in other words, the interrupt with the highest priority value, determines which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register (IPR) indicate whether an interrupt request occurred.

The interrupt controller requests the highest priority interrupt and its vector address to the CPU by the value <IFF2: O> in the status register by the interrupt priority value set; if the latter is higher, the interrupt is accepted with a priority value by 1 in the CPU SR<IFF2: O>. Interrupts with a value equal to or higher than the set value are accepted by the previous interrupt routine.

When interrupt processing is completed (after execution of the interrupt routine), the CPU restores the priority value to the interrupt register by the CPU SR<IFF2: O>. The interrupt controller also has a micro DMA start vector. When the interrupt vector is for the micro DMA processing (See Table 3.4.1), enables the corresponding micro DMA processing. The value must be DMA parameter (e.g., DMA address and DMAD) prior to the micro DMA processing.






Figure 3.4.3 Block Diagram of Interrupt Controller

## (1) Interrupt level setting registers

| Symbol      | Name                       | Address | 7              | 6      | 5      | 4      | 3              | 2      | 1      | 0      |
|-------------|----------------------------|---------|----------------|--------|--------|--------|----------------|--------|--------|--------|
| INTE0AD     | INT0 and INTAD enable      | 90H     | INTAD          |        |        |        | INT0           |        |        |        |
|             |                            |         | IADC           | IADM2  | IADM1  | IADM0  | I0C            | I0M2   | I0M1   | I0M0   |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |
| INTE12      | INT1 and INT2 enable       | 91H     | INT2           |        |        |        | INT1           |        |        |        |
|             |                            |         | I2C            | I2M2   | I2M1   | I2M0   | I1C            | I1M2   | I1M1   | I1M0   |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |
| INTE3 ALM4  | INT3 and INTALM4 enable    | 92H     | INTALM4        |        |        |        | INT3           |        |        |        |
|             |                            |         | IA4C           | IA4M2  | IA4M1  | IA4M0  | I3C            | I3M2   | I3M1   | I3M0   |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |
| INTEALM01   | INTALM0 and INTALM1 enable | 93H     | INTALM1        |        |        |        | INTALM0        |        |        |        |
|             |                            |         | IA1C           | IA1M2  | IA1M1  | IA1M0  | IA0C           | IA0M2  | IA0M1  | IA0M0  |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |
| INTEALM23   | INTALM2 and INTALM3 enable | 94H     | INTALM3        |        |        |        | INTALM2        |        |        |        |
|             |                            |         | IA3C           | IA3M2  | IA3M1  | IA3M0  | IA2C           | IA2M2  | IA2M1  | IA2M0  |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |
| INTETA01    | INTTA0 and INTTA1 enable   | 95H     | INTTA1 (TMRA1) |        |        |        | INTTA0 (TMRA0) |        |        |        |
|             |                            |         | ITA1C          | ITA1M2 | ITA1M1 | ITA1M0 | ITA0C          | ITA0M2 | ITA0M1 | ITA0M0 |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |
| INTETA23    | INTTA2 and INTTA3 enable   | 96H     | INTTA3 (TMRA3) |        |        |        | INTTA2 (TMRA2) |        |        |        |
|             |                            |         | ITA3C          | ITA3M2 | ITA3M1 | ITA3M0 | ITA2C          | ITA2M2 | ITA2M1 | ITA2M0 |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |
| INTERTC KEY | INTRTC and INTKEY enable   | 97H     | INTKEY         |        |        |        | INTRTC         |        |        |        |
|             |                            |         | IKC            | IKM2   | IKM1   | IKM0   | IRC            | IRM2   | IRM1   | IRM0   |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |
| INTES0      | Interrupt enable serial 0  | 98H     | INTTX0         |        |        |        | INTRX0         |        |        |        |
|             |                            |         | ITX0C          | ITX0M2 | ITX0M1 | ITX0M0 | IRX0C          | IRX0M2 | IRX0M1 | IRX0M0 |
|             |                            |         | R              | R/W    |        |        | R              | R/W    |        |        |
|             |                            |         | 0              | 0      | 0      | 0      | 0              | 0      | 0      | 0      |

Interrupt request flag ←

| lxxM2 | lxxM1 | lxxM0 | Function (Write)                   |
|-------|-------|-------|------------------------------------|
| 0     | 0     | 0     | Disables interrupt requests        |
| 0     | 0     | 1     | Sets interrupt priority level to 1 |
| 0     | 1     | 0     | Sets interrupt priority level to 2 |
| 0     | 1     | 1     | Sets interrupt priority level to 3 |
| 1     | 0     | 0     | Sets interrupt priority level to 4 |
| 1     | 0     | 1     | Sets interrupt priority level to 5 |
| 1     | 1     | 0     | Sets interrupt priority level to 6 |
| 1     | 1     | 1     | Disables interrupt requests        |

| Symbol     | Name                       | Address | 7       | 6      | 5      | 4      | 3       | 2      | 1      | 0      |
|------------|----------------------------|---------|---------|--------|--------|--------|---------|--------|--------|--------|
| INTES1     | INTRX1 and INTTX1 enable   | 99H     | INTTX1  |        |        |        | INTRX1  |        |        |        |
|            |                            |         | ITXT1C  | ITX1M2 | ITX1M1 | ITX1M0 | IRX1C   | IRX1M2 | IRX1M1 | IRX1M0 |
|            |                            |         | R       | R/W    |        |        | R       | R/W    |        |        |
|            |                            |         | 0       | 0      | 0      | 0      | 0       | 0      | 0      | 0      |
| INTES2 LCD | INTSBI and INTLCD enable   | 9AH     | INTLCD  |        |        |        | INTSBI  |        |        |        |
|            |                            |         | ILCD1C  | ILCDM2 | ILCDM1 | ILCDM0 | ISBIC   | ISBIM2 | ISBIM1 | ISBIM0 |
|            |                            |         | R       | R/W    |        |        | R       | R/W    |        |        |
|            |                            |         | 0       | 0      | 0      | 0      | 0       | 0      | 0      | 0      |
| INTET C01  | INTTC0 and INTTC1 enable   | 9BH     | INTTC1  |        |        |        | INTTC0  |        |        |        |
|            |                            |         | ITC1C   | ITC1M2 | ITC1M1 | ITC1M0 | ITC0C   | ITC0M2 | ITC0M1 | ITC0M0 |
|            |                            |         | R       | R/W    |        |        | R       | R/W    |        |        |
|            |                            |         | 0       | 0      | 0      | 0      | 0       | 0      | 0      | 0      |
| INTET C23  | INTTC2 and INTTC3 enable   | 9CH     | INTTC3  |        |        |        | INTTC2  |        |        |        |
|            |                            |         | ITC3C   | ITC3M2 | ITC3M1 | ITC3M0 | ITC2C   | ITC2M2 | ITC2M1 | ITC2M0 |
|            |                            |         | R       | R/W    |        |        | R       | R/W    |        |        |
|            |                            |         | 0       | 0      | 0      | 0      | 0       | 0      | 0      | 0      |
| INTE P01   | INTP0 and INTP1 enable     | 9DH     | INTP1   |        |        |        | INTP0   |        |        |        |
|            |                            |         | IP1C    | IP1M2  | IP1M1  | IP1M0  | IP0C    | IP0M2  | IP0M1  | IP0M0  |
|            |                            |         | R       | R/W    |        |        | R       | R/W    |        |        |
|            |                            |         | 0       | 0      | 0      | 0      | 0       | 0      | 0      | 0      |
| INTES3     | INTRX2 and INTTX2 enable   | A0H     | INTTX2  |        |        |        | INTRX2  |        |        |        |
|            |                            |         | ITX2C   | ITX2M2 | ITX2M1 | ITX2M0 | IRX2C   | IRX2M2 | IRX2M1 | IRX2M0 |
|            |                            |         | R       | R/W    |        |        | R       | R/W    |        |        |
|            |                            |         | 0       | 0      | 0      | 0      | 0       | 0      | 0      | 0      |
| INTETB0    | INTTB00 and INTTB01 enable | A1H     | INTTB01 |        |        |        | INTTB00 |        |        |        |
|            |                            |         | ITB1C   | ITB1M2 | ITB1M1 | ITB1M0 | ITB0C   | ITB0M2 | ITB0M1 | ITB0M0 |
|            |                            |         | R       | R/W    |        |        | R       | R/W    |        |        |
|            |                            |         | 0       | 0      | 0      | 0      | 0       | 0      | 0      | 0      |

Interrupt request flag ←

| lxxM2 | lxxM1 | lxxM0 | Function (Write)                   |
|-------|-------|-------|------------------------------------|
| 0     | 0     | 0     | Disables interrupt requests        |
| 0     | 0     | 1     | Sets interrupt priority level to 1 |
| 0     | 1     | 0     | Sets interrupt priority level to 2 |
| 0     | 1     | 1     | Sets interrupt priority level to 3 |
| 1     | 0     | 0     | Sets interrupt priority level to 4 |
| 1     | 0     | 1     | Sets interrupt priority level to 5 |
| 1     | 1     | 0     | Sets interrupt priority level to 6 |
| 1     | 1     | 1     | Disables interrupt requests        |

## ( 2 ) External interrupt control

| Symbol | Name                         | Address         | 7          | 6          | 5                                   | 4                                   | 3                                   | 2                                   | 1                                       | 0  |
|--------|------------------------------|-----------------|------------|------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|---|--|
| IIMC   | Interrupt input mode control | 8CH<br>(No RMW) | –          | –          | I3EDGE                              | I2EDGE                              | I1EDGE                              | I0EDGE                              | I0LE                                    | NMIREE   |
|        |                              |                 | W          |            |                                     |                                     |                                     |                                     |   |  |
|        |                              |                 | 0          | 0          | 0                                   | 0                                   | 0                                   | 0                                   | 0                                       | 0  |
|        |                              |                 | Write "0". | Write "0". | INT3EDGE<br>0: Rising<br>1: Falling | INT2EDGE<br>0: Rising<br>1: Falling | INT1EDGE<br>0: Rising<br>1: Falling | INT0EDGE<br>0: Rising<br>1: Falling | 0: INT0 edge mode<br>1: INT0 level mode | 1: Operates even on rising/falling edge of NMI |

INT0 level enable ←

|   |                 |
|---|-----------------|
| 0 | edge detect INT |
| 1 | H level INT     |

NMI rising edge enable ←

|   |   |
|---|---|
| 0 | INT request generation at falling edge        |
| 1 | INT request generation at rising/falling edge |

## ( 3 ) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate microDMA start vector, as given in Table 3. 4. 1 to the register INTCLR.

For example, to clear the interrupt flag INT0, perform operation after execution of the DI instruction.

INTCLR ← 0AH: Clears interrupt request flag INT0.

| Symbol | Name                    | Address         | 7                | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
|--------|-------------------------|-----------------|------------------|---|-------|-------|-------|-------|-------|-------|
| INTCLR | Interrupt clear control | 88H<br>(No RMW) |                  |   | CLRV5 | CLRV4 | CLRV3 | CLRV2 | CLRV1 | CLRV0 |
|        |                         |                 |                  |   | W     |       |       |       |       |       |
|        |                         |                 |                  |   | 0     | 0     | 0     | 0     | 0     | 0     |
|        |                         |                 | Interrupt vector |   |       |       |       |       |       |       |

## ( 4 ) MicroDMA start vector registers

This register assigns a microDMA start vector to an interrupt source. The microDMA start vector is set in the assigned microDMA start source. When the microDMA transfer reaches zero, the microDMA transfer end interrupt is sent to the interrupt controller, the microDMA start source is cleared, and the microDMA start source is set again to continue processing, set the microDMA start vector register. The microDMA transfer end interrupt.

If the same vector is set in the microDMA start vector register, the channel with the lowest number has a higher priority.

Accordingly, if the same microDMA start vector is set in multiple channels, the interrupt generated in the channel with the lowest number is not set again, the next microDMA start vector is not set again, the next microDMA start vector is set with the highest priority. (MicroDMA chaining.)

| Symbol | Name              | Address | 7 | 6 | 5                 | 4      | 3      | 2      | 1      | 0      |
|--------|-------------------|---------|---|---|-------------------|--------|--------|--------|--------|--------|
| DMA0V  | DMA0 start vector | 80H     |   |   | DMA0 start vector |        |        |        |        |        |
|        |                   |         |   |   | DMA0V5            | DMA0V4 | DMA0V3 | DMA0V2 | DMA0V1 | DMA0V0 |
|        |                   |         |   |   | R/W               |        |        |        |        |        |
|        |                   |         |   |   | 0                 | 0      | 0      | 0      | 0      | 0      |
| DMA1V  | DMA1 start vector | 81H     |   |   | DMA1 start vector |        |        |        |        |        |
|        |                   |         |   |   | DMA1V5            | DMA1V4 | DMA1V3 | DMA1V2 | DMA1V1 | DMA1V0 |
|        |                   |         |   |   | R/W               |        |        |        |        |        |
|        |                   |         |   |   | 0                 | 0      | 0      | 0      | 0      | 0      |
| DMA2V  | DMA2 start vector | 82H     |   |   | DMA2 start vector |        |        |        |        |        |
|        |                   |         |   |   | DMA2V5            | DMA2V4 | DMA2V3 | DMA2V2 | DMA2V1 | DMA2V0 |
|        |                   |         |   |   | R/W               |        |        |        |        |        |
|        |                   |         |   |   | 0                 | 0      | 0      | 0      | 0      | 0      |
| DMA3V  | DMA3 start vector | 83H     |   |   | DMA3 start vector |        |        |        |        |        |
|        |                   |         |   |   | DMA3V5            | DMA3V4 | DMA3V3 | DMA3V2 | DMA3V1 | DMA3V0 |
|        |                   |         |   |   | R/W               |        |        |        |        |        |
|        |                   |         |   |   | 0                 | 0      | 0      | 0      | 0      | 0      |

#### ( 5 ) M i c r o D M A b u r s t s p e c i f i c a t i o n

Specifying the microDMA burst continues the microDMA counter register reach a set limit, and the microDMA channel of the DMAB registers mentioned.

| Symbol | Name                          | Address | 7 | 6 | 5 | 4 | 3                       | 2     | 1     | 0     |
|--------|-------------------------------|---------|---|---|---|---|-------------------------|-------|-------|-------|
| DMAR   | DMA software request register | 89H     |   |   |   |   | DMAR3                   | DMAR2 | DMAR1 | DMAR0 |
|        |                               |         |   |   |   |   | R/W                     | R/W   | R/W   | R/W   |
|        |                               |         |   |   |   |   | 0                       | 0     | 0     | 0     |
|        |                               |         |   |   |   |   | 1: DMA software request |       |       |       |
| DMAB   | DMA burst register            | 8AH     |   |   |   |   | DMAB3                   | DMAB2 | DMAB1 | DMAB0 |
|        |                               |         |   |   |   |   | R/W                     |       |       |       |
|        |                               |         |   |   |   |   | 0                       | 0     | 0     | 0     |
|        |                               |         |   |   |   |   | 1: DMA burst request    |       |       |       |

## ( 6 ) Notes

The instruction execution unit and the bus interrupt independently. Therefore, immediately before an instruction is fetched an interrupt condition can exist. The CPU requests the interrupt request flag before executing the instruction that requests the interrupt and reads the interrupt vector address FFFF08H.

To avoid the above problems, the interrupt request flag is cleared after a DI instruction. And, the interrupt enable is cleared after the execution of, clearing EI instruction and clearing and setting instructions (EXI, MEXI, NOP) if placed EI instruction without waiting NOP instruction. Therefore, the interrupt request flag can be enabled before request flag is cleared.

In the case of changing the value of the interrupt request flag by the execution of POP SR instruction, the interrupt request flag is cleared by the execution of POP SR instruction.

In addition, take care as the following 2 circuits attention.

|                  |  |
|------------------|--|
| ;INT0 level mode | <p>In level mode INT0 is not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically.</p> <p>If the CPU enters the interrupt response sequence as a result of INT0 going from 0 to 1, INT0 must then be held at 1 until the interrupt response sequence has been completed. If INT0 is set to level mode so as to release a halt state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INT0 to revert to 0 before the halt state has been released.)</p> <p>When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence.</p> <pre> DI LD (IIMC), 00H    ; Switches interrupt input mode from level                   ; mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag. NOP               ; Wait EI instruction EI </pre> |
| INTRX            | <p>The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by an instruction.</p>   |

Note: The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INT0: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input changes from high to low after an interrupt request has been generated in level mode. (H → L)

INTRX: Instructions which read the receive buffer.

The TMP91C820A features 126-bit settings which relate to the device's internal configuration. As well as general-purpose control, the device has a number of functions that relate to the built-in CPU and I2C interface. The functions are described in Tables 3 and 3.3, 3.5, 3.5.1, 4.1 / O registers and their specifications.

(R: PU = with programmable pull-up resistor)  
(U = with pull-up resistor)

| Port Name | Pin Name   | Number of Pins | Direction | R  | Direction Setting Unit | Pin Name for Built-in Function        |
|-----------|------------|----------------|-----------|----|------------------------|---------------------------------------|
| Port 0    | P00 to P07 | 8              | I/O       | –  | Bit                    | D0 to D7                              |
| Port 1    | P10 to P17 | 8              | I/O       | –  | Bit                    | D8 to D15                             |
| Port 2    | P20 to P27 | 8              | I/O       | –  | Bit                    | A16 to A23                            |
| Port 3    | P30 to P37 | 8              | I/O       | –  | Bit                    | A8 to A15                             |
| Port 4    | P40 to P47 | 8              | I/O       | –  | Bit                    | A0 to A7                              |
| Port Z    | PZ0        | 1              | Output    | –  | Bit                    | $\overline{RD}$                       |
|           | PZ1        | 1              | Output    | –  | Bit                    | $\overline{WR}$                       |
|           | PZ2        | 1              | I/O       | PU | Bit                    | $\overline{HWR}$                      |
|           | PZ3        | 1              | I/O       | PU | Bit                    | $R/\overline{W}$ , $\overline{SRWE}$  |
| Port 5    | P56        | 1              | I/O       | PU | Bit                    | $\overline{WAIT}$                     |
| Port 6    | P60        | 1              | Output    | –  | (Fixed)                | $\overline{CS0}$                      |
|           | P61        | 1              | Output    | –  | (Fixed)                | $\overline{CS1}$ , $\overline{SDCS}$  |
|           | P62        | 1              | Output    | –  | (Fixed)                | $\overline{CS2}$ , $\overline{CS2A}$  |
|           | P63        | 1              | Output    | –  | (Fixed)                | $\overline{CS3}$                      |
|           | P64        | 1              | Output    | –  | (Fixed)                | EA24, $\overline{CS2B}$               |
|           | P65        | 1              | Output    | –  | (Fixed)                | EA25, $\overline{CS2C}$               |
|           | P66        | 1              | Output    | –  | (Fixed)                | $\overline{CS2C}$ , $\overline{SRLB}$ |
| Port 7    | P67        | 1              | Output    | –  | (Fixed)                | $\overline{CS2E}$ , $\overline{SRUB}$ |
|           | P70        | 1              | I/O       | –  | Bit                    | SCK, OPTRX0                           |
|           | P71        | 1              | I/O       | –  | Bit                    | SO, $\overline{SDA}$ , OPTTX0         |
|           | P72        | 1              | I/O       | –  | Bit                    | SI/SCL                                |
|           | P73        | 1              | I/O       | –  | Bit                    | $\overline{CS2F}$                     |
|           | P74        | 1              | I/O       | –  | Bit                    | $\overline{CS2G}$                     |
|           | P75        | 1              | I/O       | –  | Bit                    | $\overline{CSEXA}$                    |
| Port 8    | P76        | 1              | I/O       | –  | Bit                    | MSK                                   |
|           | P77        | 1              | I/O       | –  | Bit                    | VEECLK                                |
| Port 8    | P80 to P87 | 8              | Input     | –  | (Fixed)                | AN0 to AN7, $\overline{ADTRG}$ (P83)  |
| Port 9    | P90 to P97 | 8              | Input     | U  | (Fixed)                | KI0 to KI7                            |
| Port A    | PA0 to PA7 | 8              | Output    | –  | (Fixed)                | KO0 to KO7                            |
| Port B    | PB0        | 1              | I/O       | –  | Bit                    | TA0IN, TXD2                           |
|           | PB1        | 1              | I/O       | –  | Bit                    | TA1OUT, RXD2                          |
|           | PB3        | 1              | I/O       | –  | Bit                    | INT0                                  |
|           | PB4        | 1              | I/O       | –  | Bit                    | INT1                                  |
|           | PB5        | 1              | I/O       | –  | Bit                    | INT2, TA3OUT                          |
|           | PB6        | 1              | I/O       | –  | Bit                    | INT3, TB0OUT0                         |
| Port C    | PC0        | 1              | I/O       | –  | Bit                    | TXD0                                  |
|           | PC1        | 1              | I/O       | –  | Bit                    | RXD0                                  |
|           | PC2        | 1              | I/O       | –  | Bit                    | SCLK0, $\overline{CTS0}$              |
|           | PC3        | 1              | I/O       | –  | Bit                    | TXD1                                  |
|           | PC4        | 1              | I/O       | –  | Bit                    | RXD1                                  |
|           | PC5        | 1              | I/O       | –  | Bit                    | SCLK1, $\overline{CTS1}$              |

Table 3.5.2 Port Functions (2/2)

(R: PU = with programmable pull-up resistor)

(U = with pull-up resistor)

| Port Name | Pin Name   | Number of Pins | Direction | R | Direction Setting Unit | Pin Name for Built-in Function                         |
|-----------|------------|----------------|-----------|---|------------------------|--|
| Port D    | PD0        | 1              | Output    | — | (Fixed)                | D1BSCP   |
|           | PD1        | 1              | Output    | — | (Fixed)                | D2BLP  |
|           | PD2        | 1              | Output    | — | (Fixed)                | D3BFR  |
|           | PD3        | 1              | Output    | — | (Fixed)                | DLEBCD   |
|           | PD4        | 1              | Output    | — | (Fixed)                | DOFFB  |
|           | PD6        | 1              | Output    | — | (Fixed)                | $\overline{\text{ALARM}}$ , $\overline{\text{MLDALM}}$ |
|           | PD7        | 1              | Output    | — | (Fixed)                | MLDALM   |
| Port E    | PD0 to PD7 | 8              | I/O       | — | Bit                    | LD0 to LD7   |
| Port F    | PF0        | 1              | Output    | — | (Fixed)                | $\overline{\text{SDRAS}}$                              |
|           | PF1        | 1              | Output    | — | (Fixed)                | $\overline{\text{SDCAS}}$                              |
|           | PF2        | 1              | Output    | — | (Fixed)                | $\overline{\text{SDWE}}$                               |
|           | PF3        | 1              | Output    | — | (Fixed)                | SDLDQM   |
|           | PF4        | 1              | Output    | — | (Fixed)                | SDUDQM   |
|           | PF5        | 1              | Output    | — | (Fixed)                | SDCKE  |
|           | PF6        | 1              | Output    | — | (Fixed)                | SDCLK  |
|           | PF7        | 1              | Output    | — | (Fixed)                |  |



Table 3.5.3 I/O Registers and Specifications (1/3)

| Port   | Pin Name   | Specification                        | I/O Register |      |      |       |
|--------|------------|--------------------------------------|--------------|------|------|-------|
|        |            |                                      | Pn           | PnCR | PnFC | PnFC2 |
| Port 0 | P00 to P07 | Input port                           | X            | 0    | None | None  |
|        |            | Output port                          | X            | 1    |      |       |
|        |            | D0 to D7 bus                         | X            | X    |      |       |
| Port 1 | P10 to P17 | Input port                           | X            | 0    | 0    | None  |
|        |            | Output port                          | X            | 1    | 0    |       |
|        |            | D8 to D15 bus                        | X            | 0    | 1    |       |
| Port 2 | P20 to P27 | Input port                           | X            | 0    | X    | None  |
|        |            | Output port                          | X            | 1    | 0    |       |
|        |            | A16 to A23 output                    | X            | 1    | 1    |       |
| Port 3 | P30 to P47 | Input port                           | X            | 0    | X    | None  |
|        |            | Output port                          | X            | 1    | 0    |       |
|        |            | A8 to A15 output                     | X            | 1    | 1    |       |
| Port 4 | P30 to P47 | Input port                           | X            | 0    | X    | None  |
|        |            | Output port                          | X            | 1    | 0    |       |
|        |            | A0 to A7 output                      | X            | 1    | 1    |       |
| Port Z | PZ0        | Output port                          | X            | None | 0    | None  |
|        |            | $\overline{RD}$ output               | X            |      | 1    |       |
|        | PZ1        | Output port                          | X            |      | 0    |       |
|        |            | $\overline{WR}$ output               | X            |      | 1    |       |
|        | PZ2, PZ3   | Input port (without PU)              | 0            | 0    | 0    |       |
|        |            | Input port (with PU)                 | 1            | 0    | 0    |       |
|        |            | Output port                          | X            | 1    | 0    |       |
|        | PZ2        | $\overline{HWR}$ output              | X            | 1    | 1    |       |
|        | PZ3        | R/W output                           | X            | 0    | 1    |       |
|        |            | $\overline{SRWE}$ output             | X            | 1    | 1    |       |
| Port 5 | P56        | Input port (without PU)              | 0            | 0    | None |       |
|        |            | Input port (with PU)                 | 1            | 0    |      |       |
|        |            | Output port                          | X            | 1    |      |       |
|        |            | $\overline{WAIT}$ input (without PU) | 0            | 0    |      |       |
|        |            | $\overline{WAIT}$ input (with PU)    | 1            | 0    |      |       |
| Port 6 | P60 to P67 | Output port                          | X            | None | 0    | 0     |
|        | P60        | $\overline{CS0}$ output              | X            |      | 1    | 0     |
|        | P61        | $\overline{CS1}$ output              | X            |      | 1    | 0     |
|        |            | $\overline{SDCS}$ output             | X            |      | X    | 1     |
|        | P62        | $\overline{CS2}$ output              | X            |      | 1    | 0     |
|        |            | $\overline{CS2A}$ output             | X            |      | X    | 1     |
|        | P63        | $\overline{CS3}$ output              | X            |      | 1    | 0     |
|        | P64        | EA24 output                          | X            |      | 1    | 0     |
|        |            | $\overline{CS2B}$ output             | X            |      | X    | 1     |
|        | P65        | EA25 output                          | X            |      | 1    | 0     |
|        |            | $\overline{CS2C}$ output             | X            |      | X    | 1     |
|        | P66        | $\overline{SRLB}$ output             | X            |      | 1    | 0     |
|        |            | $\overline{CS2D}$ output             | X            |      | X    | 1     |
|        | P67        | $\overline{SRUB}$ output             | X            |      | 1    | 0     |
|        |            | $\overline{CS2E}$ output             | X            |      | X    | 1     |

X: Don't care

Table 3.5.4 I/O Registers and Specifications (2/3)

| Port   | Pin Name   | Specification                            | I/O Register |      |      |       |
|--------|------------|--|--------------|------|------|-------|
|        |            |  | Pn           | PnCR | PnFC | PnFC2 |
| Port 7 | P70 to P77 | Input port                               | X            | 0    | 0    | 0     |
|        |            | Output port                              | X            | 1    | 0    | 0     |
|        | P70        | SCK input                                | X            | 0    | 0    | 0     |
|        |            | SCK output                               | X            | 1    | 1    | 0     |
|        |            | OPTRX0 input (Note 1)                    | 1            | 0    | X    | 1     |
|        | P71        | SDA input                                | X            | 0    | 0    | 0     |
|        |            | SDA output (Note 2)                      | X            | 1    | 1    | 0     |
|        |            | SO output                                | X            | 1    | 1    | 0     |
|        |            | OPTTX0 output (Note 1)                   | 1            | 1    | X    | 1     |
|        | P72        | SI input                                 | X            | 0    | 0    | None  |
|        |            | SCL input                                | X            | 0    | 0    |       |
|        |            | SCL output (Note 2)                      | X            | 1    | 1    |       |
|        | P73        | $\overline{\text{CS2F}}$ output          | X            | 1    | X    | 1     |
|        | P74        | $\overline{\text{CS2G}}$ output          | X            | 1    | X    | 1     |
|        | P75        | $\overline{\text{CSEXA}}$ output         | X            | 1    | X    | 1     |
|        | P76        | MSK input (Note 3)                       | X            | 0    | 0    | 0     |
|        | P77        | VEECLK output                            | X            | 1    | 1    | 0     |
| Port 8 | P80 to P87 | Input port                               | X            | None |      | None  |
|        |            | AN0 to AN7 input (Note 4)                | X            |      |      |       |
|        | P83        | $\overline{\text{ADTRG}}$ input (Note 5) | X            |      |      |       |
| Port 9 | P90 to P97 | Input port                               | X            | None | 0    |       |
|        |            | KI0 to KI7 input                         | X            |      | 1    |       |
| Port A | PA0 to PA7 | Output port                              | X            | None | 0    |       |
|        |            | KO0 to KO7 output (CMOS)                 | X            |      | 0    |       |
|        |            | KO0 to KO7 output (Open drain)           | X            |      | 1    |       |
| Port B | PB0 to PB6 | Input port                               | X            | 0    | 0    | None  |
|        |            | Output port                              | X            | 1    | 0    |       |
|        | PB0        | TA0IN input                              | X            | 0    | 0    |       |
|        |            | TXD2 output (Note 1)                     | X            | 1    | 1    |       |
|        | PB1        | TA1OUT output                            | X            | 1    | 1    |       |
|        |            | RXD2 input (Note 1)                      | X            | 0    | 0    |       |
|        | PB3        | INT0 input                               | X            | 0    | 1    |       |
|        | PB4        | INT1 input                               | X            | 0    | 1    |       |
|        | PB5        | INT2 input                               | 0            | 0    | 1    |       |
|        |            | TA3OUT                                   | 1            | 1    | 1    |       |
|        | PB6        | INT3 input                               | 0            | 0    | 1    |       |
|        |            | TB0OUT0                                  | 1            | 1    | 1    |       |

X: Don't care

Table 3.5.5 I/O Registers and Specifications (3/3)

| Port   | Pin Name   | Specification                           | I/O Register |      |      |       |
|--------|------------|---|--------------|------|------|-------|
|        |            |   | Pn           | PnCR | PnFC | PnFC2 |
| Port C | PC0 to PC5 | Input port                              | X            | 0    | 0    | None  |
|        |            | Output port                             | X            | 1    | 0    |       |
|        | PC0        | TXD0 output (Note 1)                    | 1            | 1    | 1    |       |
|        | PC1        | RXD0 input (Note 1, 6)                  | 1            | 0    | None |       |
|        | PC2        | SCLK0 input (Note 1)                    | 1            | 0    | 0    |       |
|        |            | SCLK0 output (Note 1)                   | 1            | 1    | 1    |       |
|        |            | $\overline{\text{CTS0}}$ input (Note 1) | 1            | 0    | 0    |       |
|        | PC3        | TXD1 output (Note 1)                    | 1            | 1    | 1    |       |
|        | PC4        | RXD1 input (Note 1)                     | 1            | 0    | None |       |
|        | PC5        | SCLK1 input (Note 1)                    | 1            | 0    | 0    |       |
|        |            | SCLK1 output (Note 1)                   | 1            | 1    | 1    |       |
|        |            | $\overline{\text{CTS1}}$ input (Note 1) | 1            | 0    | 0    |       |
| Port D | PD0 to PD7 | Output port                             | X            | None | 0    | None  |
|        | PD0        | D1BSCP output                           | X            |      | 1    |       |
|        | PD1        | D2BLP output                            | X            |      | 1    |       |
|        | PD2        | D3BFR output                            | X            |      | 1    |       |
|        | PD3        | DLEBCD output                           | X            |      | 1    |       |
|        | PD4        | DOFFB output                            | X            |      | 1    |       |
|        | PD6        | $\overline{\text{ALARM}}$ output        | 1            |      | 1    |       |
|        |            | $\overline{\text{MLDALM}}$ output       | 0            |      | 1    |       |
|        | PD7        | $\overline{\text{MLDALM}}$ output       | X            |      | 1    |       |
| Port E | PE0 to PE7 | Input port                              | X            | 0    | 0    |       |
|        |            | Output port                             | X            | 1    | 0    |       |
|        |            | LD0 to LD7 output                       | X            | 1    | 1    |       |
| Port F | PF0 to PF7 | Output port                             | X            | None | 0    |       |
|        | PF0        | $\overline{\text{SDRAS}}$ output        | X            |      | 1    |       |
|        | PF1        | $\overline{\text{SDCAS}}$ output        | X            |      | 1    |       |
|        | PF2        | $\overline{\text{SDWE}}$ output         | X            |      | 1    |       |
|        | PF3        | $\overline{\text{SDLDQM}}$ output       | X            |      | 1    |       |
|        | PF4        | $\overline{\text{SDUDQM}}$ output       | X            |      | 1    |       |
|        | PF5        | $\overline{\text{SDCKE}}$ output        | X            |      | 1    |       |
|        | PF6        | $\overline{\text{SDCLK}}$ output        | X            |      | 1    |       |

X: Don't care

Note 1: As for input ports of SIO1 to SIO3: (OPTTX0, OPTRX0, TXD0, RXD0, SCLK0,  $\overline{\text{CTS0}}$ , TXD1, RXD1, SCLK1,  $\overline{\text{CTS1}}$ , TXD2, RXD2), logical selection for output data or input data is determined by the output latch register Pn of each port.

Note 2: When P71/P72 are used as SDA/SCL open-drain outputs, P70DE<ODEP72:71> is used to set the open-drain output mode.

Note 3: In case using P76 for MSK port, set to P7FC<P76F>.

Note 4: When P80 to P87 are used as AD converter input channels, ADMOD1<ADCH2:0> is used to select the channel.

Note 5: When P83 is used as  $\overline{\text{ADTRGE}}$  input, ADMOD1<ADTRGE> is used to enable external-trigger input.

Note 6: In case using PC1 for RXD0 port, set "0" to P7FC2<P70F2>.

3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. It can be configured for input or output using the control register POCR. Reset clears the output control register POCR to 0 and sets port 0 to input mode.

When external memory is accessed, the port functions as a data bus (D0 to D7) and all bits of POCR are cleared to 0.




Figure 3.5.1 Port 0

Port 0 Register

|             |  |     |     |     |     |     |     |     |
|-------------|--|-----|-----|-----|-----|-----|-----|-----|
|             | 7  | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit symbol  | P07  | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| Read/Write  | R/W  |     |     |     |     |     |     |     |
| After reset | Data from external port (Output latch register is cleared to 0.) |     |     |     |     |     |     |     |

Port 0 Control Register

|             |  |      |      |      |      |      |      |      |
|-------------|--|------|------|------|------|------|------|------|
|             | 7  | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit symbol  | P07C   | P06C | P05C | P04C | P03C | P02C | P01C | P00C |
| Read/Write  | W  |      |      |      |      |      |      |      |
| After reset | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Function    | Port 0 input/output settings<br>0: Input    1:Output |      |      |      |      |      |      |      |

Note 1: Read-modify-write is prohibited for P0CR.  
Note 2: When functioning as a data bus (D0 to D7), P0CR is cleared to 0.

Figure 3.5.2 Register for Port 0

3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. It can be configured for input or output using the control function register P1CR and the P1FC. Reset sets bits of the output latch P1, the control register P1CR, and sets port 1 to input mode.

In addition to functioning as a general-purpose I/O port, it can also be used as a data bus (D8 to D15).

| AM1 | AM0 | P1xF | Function Setting after Reset is Released |
|-----|-----|------|--|
| 0   | 0   | 0    | Input port                               |
| 0   | 1   | 1    | Data bus (D8 to D15)                     |
| 1   | 0   | —    | Don't use this setting                   |
| 1   | 1   | 0    | Input port                               |




Figure 3.5.3 Port 1




Figure 3.5.4 Register for Port 1

### 3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. It is dual in-line package (DIP) output using the control register P2CR and the function register P2FR. It can be configured to function as a general 2-wire I/O port or as a 2-wire I/O port with a 2-wire I/O port address (A23).

Setting the AM1 and AM0 pins as shown in the device in to the following function pins.

| AM1 | AM0 | P2xC | P2xF | Function Setting after Reset is Released |
|-----|-----|------|------|--|
| 0   | 0   | 1    | 1    | Address bus (A16 to A23)                 |
| 0   | 1   | 1    | 1    | Address bus (A16 to A23)                 |
| 1   | 0   | —    | —    | Don't use this setting                   |
| 1   | 1   | 0    | 0    | Input port                               |




Figure 3.5.5 Port 2




Figure 3.5.6 Register for Port 2



### 3.5.4 Port 3 (P30 to P37)

Port 3 is an 8-bit general-purpose I/O port. In dual in-line package (DIP) and quad flat pack (QFP) packages, it has two tri-state outputs using the control register P3CR and the function register P3FNCR. When configured as a general-purpose I/O port, port 3 can output 8 bits of data (P3A7:P3A0).

Setting the AM1 and AM0 pins as shown in the device in to the following function pins.

| AM1 | AM0 | P3xC | P3xF | Function Setting after Reset is Released |
|-----|-----|------|------|--|
| 0   | 0   | 1    | 1    | Address bus (A8 to A15)                  |
| 0   | 0   | 1    | 1    | Address bus (A8 to A15)                  |
| 1   | 0   | —    | —    | Don't use this setting                   |
| 1   | 1   | 0    | 0    | Input port                               |




Figure 3.5.7 Port 3




Figure 3.5.8 Register for Port 3

### 3.5.5 Port 4 (P40 to P47)

Port 4 is an 8-bit general-purpose I/O port. It can be configured as an input or output using the control register P4CR and the function register P4CFR. When configured as a general-purpose I/O port, port 4 can be used for a variety of applications (see Table 10-1).

Setting the AM1 and AM0 pins as shown in the device in to the following function pins.

| AM1 | AM0 | P4xC | P4xF | Function Setting after Reset is Released |
|-----|-----|------|------|--|
| 0   | 0   | 1    | 1    | Address bus (A0 to A7)                   |
| 0   | 1   | 1    | 1    | Address bus (A0 to A7)                   |
| 1   | 0   | —    | —    | Don't use this setting                   |
| 1   | 1   | 0    | 0    | Input port                               |




Figure 3.5.9 Port 4




Figure 3.5.10 Register for Port 4

3.5.6 Port Z (PZ0 to PZ3)

Port Z is an 4-bit general purpose I/O port. PZ0 and PZ1 are used for output port set using control register PZCF and PZFC. Reset of the output port is set to 1.

In addition to function input/output port, Port Z has a function of output latch. The CPU's control/status signal is used for the output latch.

When PZ0 pin is reset, the signal output mode is set to output latch register <PZ0F> to be used for the output. The output latch register is reset to 1 when the output latch register is reset. The output latch register remains 1 when the signal is output. The output latch register is reset when the address are input.

Resetting initializes PZ2 and PZ3 pins to input mode. Setting the AM1 and AM0 pins as shown below and reset PZ1 pins to the function pins.

| AM1 | AM0 | PZ0F<br>PZ1F | Function Setting after Reset is Released |                        |
|-----|-----|--------------|--|------------------------|
|     |     |              | PZ0 function                             | PZ1 function           |
| 0   | 0   | 1            | $\overline{RD}$ pin                      | $\overline{WR}$ pin    |
| 0   | 1   | 1            | $\overline{RD}$ pin                      | $\overline{WR}$ pin    |
| 1   | 0   | —            | Don't use this setting                   | Don't use this setting |
| 1   | 1   | 0            | Output port                              | Output port            |




Figure 3.5.11 Port Z (PZ0)





Figure 3.5.12 Port Z (PZ1, PZ2)




Figure 3.5.13 Port Z (PZ3)




Figure 3.5.14 Register for Port Z



## 3.5.7 Port 5 (P56)

Port 5 is an 1-bit general-purpose I/O port. It consists of a control register P5FC. Resetting of the output latch P5 to P1.

In addition to functioning as a general port-5 purpose of the CPU's control/status signal.

Resetting initializes P56 pins to input mode with pull




Figure 3.5.15 Port 5 (P56)

| Port 5 Register |             |  |   |   |   |   |   |   |
|-----------------|-------------|--|---|---|---|---|---|---|
| P5<br>(000DH)   | 7           | 6  | 5 | 4 | 3 | 2 | 1 | 0 |
|                 | Bit symbol  | P56  |   |   |   |   |   |   |
|                 | Read/Write  | R/W  |   |   |   |   |   |   |
|                 | After reset | Data from external port (Output latch register is set to 1.) |   |   |   |   |   |   |
|                 | Function    | 0: Pull-up resistor OFF<br>1: Pull-up resistor ON            |   |   |   |   |   |   |

| Port 5 Control Register |             |                       |   |   |   |   |   |   |
|-------------------------|-------------|-----------------------|---|---|---|---|---|---|
| P5CR<br>(0010H)         | 7           | 6                     | 5 | 4 | 3 | 2 | 1 | 0 |
|                         | Bit symbol  | P56C                  |   |   |   |   |   |   |
|                         | Read/Write  | W                     |   |   |   |   |   |   |
|                         | After reset | 0                     |   |   |   |   |   |   |
|                         | Function    | 0: Input<br>1: Output |   |   |   |   |   |   |

Note: When the P53/WAIT pin is to be use as the WAIT pin, P5CR<P53C> must be set to 0 and <BnW2:0> in the chip select/wait control register must be set 010.

Figure 3.5.16 Register for Port 5

## 3.5.8 Port 6 (P60 to P67)

Port 60 to 67 are 8-bit output ports. Resetting sets latches of P60 to P61 and P63 to P67 are set to 1.

Port 6 also functions as  $\overline{\text{CS0}}$ ,  $\overline{\text{CS1}}$ ,  $\overline{\text{CS2}}$ ,  $\overline{\text{CS3}}$ , extended address output (EA25), extend chip select output (CS2A, CS2B, CS2C, CS2D, CS2E), SRAM byte control output (SRUB), and SDRAM chip-select output ( $\overline{\text{SDCS}}$ ).

Writing 1 in the corresponding bit of P6FC, P6FC2 enables the corresponding function. Resetting resets the P6FC and P6FC2 to 0, and sets all latches to 1.




Figure 3.5.17 Port 6

Port 6 Register

|             |     |     |     |     |     |     |     |     |
|-------------|-----|-----|-----|-----|-----|-----|-----|-----|
|             | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit symbol  | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |
| Read/Write  | R/W |     |     |     |     |     |     |     |
| After reset | 1   | 1   | 1   | 1   | 1   | 0   | 1   | 1   |

P6 (0012H)

Port 6 Function Register

|             |                    |                    |                    |                    |                   |                   |                   |                   |
|-------------|--------------------|--------------------|--------------------|--------------------|-------------------|-------------------|-------------------|-------------------|
|             | 7                  | 6                  | 5                  | 4                  | 3                 | 2                 | 1                 | 0                 |
| Bit symbol  | P67F               | P66F               | P65F               | P64F               | P63F              | P62F              | P61F              | P60F              |
| Read/Write  | W                  |                    |                    |                    |                   |                   |                   |                   |
| After reset | 0                  |                    |                    |                    |                   |                   |                   |                   |
| Function    | 0: Port<br>1: SRUB | 0: Port<br>1: SRLB | 0: Port<br>1: EA25 | 0: Port<br>1: EA24 | 0: Port<br>1: CS3 | 0: Port<br>1: CS2 | 0: Port<br>1: CS1 | 0: Port<br>1: CS0 |

P6FC (0015H)

Port 6 Function Register 2

|             |                      |                      |                      |                      |                        |                      |                      |                        |
|-------------|----------------------|----------------------|----------------------|----------------------|------------------------|----------------------|----------------------|------------------------|
|             | 7                    | 6                    | 5                    | 4                    | 3                      | 2                    | 1                    | 0                      |
| Bit symbol  | P67F2                | P66F2                | P65F2                | P64F2                | –                      | P62F2                | P61F2                | –                      |
| Read/Write  | W                    |                      |                      |                      |                        |                      |                      |                        |
| After reset | 0                    |                      |                      |                      |                        |                      |                      |                        |
| Function    | 0: <P67F><br>1: CS2E | 0: <P66F><br>1: CS2D | 0: <P65F><br>1: CS2C | 0: <P64F><br>1: CS2B | Always<br>fixed to “0” | 0: <P62F><br>1: CS2A | 0: <P61F><br>1: SDCS | Always<br>fixed to “0” |

P6FC2 (001BH)

Note: Read-modify-write is prohibited for P6FC and P6FC2.

Figure 3.5.18 Register for Port 6

## 3.5.9 Port 7 (P70 to P77)

Port 7 is an 8-bit general-purpose I/O port based on a bit basis using a register. Resetting sets port 7 to input port and all I/O bits to 0. In addition to functioning as a general-purpose I/O port, it can be used for the following functions:

1. Input/output function for IrDA (SCK, SO/SDA, SI/SIO0)
2. Input/output function for IrDA (OPTRX0, OPTTX0)
3. Extend chip-select (CS2, CS3, CS4, CS5, CS6, CS7)
4. Clock control function for voltage booster of external memory

Writing 1 in the corresponding bit of P7FC, P7FC2 enables the corresponding function. Resetting resets the P7FC, P7FC2 to 0, and sets all I/O bits to 0.

## (1) Port 70 (SCK, OPTRX0)

Port 70 is a general-purpose I/O port. It can be used as SCK (Clock signal for IrDA mode) and OPTRX0 (Receive input for IrDA mode of SIO0). Used as OPTRX0, it is possible to logical invert by P7FC2. For port C1, RXD0 or OPTRX0 is used P7FC2<P7OF2>.




Figure 3.5.19 Port 70

## (2) Port 71 (SO/SDA/OPTTX0)

Port 71 is a general-purpose I/O port. It can be used in I/O mode, SO (Data output for SIO mode) for serial bus output for IrDA mode of SIO).

Used as OPTTX0, it is possible to logical invert by




Figure 3.5.20 Port 71

## (3) Port 72 (SI / SCL)

Port 72 is a general - purpose I / O port. It is also used as SCL (Clock input/output mode) of I<sup>2</sup>C bus interface.




Figure 3.5.21 Port 72

(4) Port 73 ( $\overline{CS2F}$ ,  $\overline{CS2G}$ ,  $\overline{CSEXA}$ )

Port 73 to 75 are general-purpose I/O ports. These sequential mask ROM and extend chip-select output.




Figure 3.5.22 Port 73, 74, 75

(5) Port 76 (MSK), 77 (VEECLK)

Port 76 and 77 are general purpose I/O ports. Port 76 is used as clock output for voltage booster of external LCD driver.

MSK pin (P76) is an input pin. It is controlled by software. It is controlled by software. It is controlled by software.

VEECLK pin outputs clock of 32kHz for VEECLK level. VEECLK output is controlled by software.




Figure 3.5.23 Port 76, 77



Port 7 Register

P7  
(0013H)

|             |  |     |     |     |     |     |     |     |
|-------------|--|-----|-----|-----|-----|-----|-----|-----|
|             | 7  | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit symbol  | P77  | P76 | P75 | P74 | P73 | P72 | P71 | P70 |
| Read/Write  | R/W  |     |     |     |     |     |     |     |
| After reset | Data from external port (Output latch register is set to 1.) |     |     |     |     |     |     |     |

Port 7 Control Register

P7CR  
(0016H)

|             |          |      |      |      |           |      |      |      |
|-------------|----------|------|------|------|-----------|------|------|------|
|             | 7        | 6    | 5    | 4    | 3         | 2    | 1    | 0    |
| Bit symbol  | P77C     | P76C | P75C | P74C | P73C      | P72C | P71C | P70C |
| Read/Write  | W        |      |      |      |           |      |      |      |
| After reset | 0        | 0    | 0    | 0    | 0         | 0    | 0    | 0    |
| Function    | 0: Input |      |      |      | 1: Output |      |      |      |

Port 7 Function Register

P7FC  
(0017H)

|             |                    |   |         |         |         |                      |                      |                   |
|-------------|--------------------|---|---------|---------|---------|----------------------|----------------------|-------------------|
|             | 7                  | 6                                       | 5       | 4       | 3       | 2                    | 1                    | 0                 |
| Bit symbol  | P77F               | P76F                                    | P75F    | P74F    | P73F    | P72F                 | P71F                 | P70F              |
| Read/Write  | W                  |   |         |         |         |                      |                      |                   |
| After reset | 0                  |   |         |         |         |                      |                      |                   |
| Function    | 0:Port<br>1:VEECKL | MSK<br>select<br>0: Enable<br>1: Enable | 0: Port | 0: Port | 0: Port | 0: Port<br>1: SCL/SI | 0: Port<br>1: SDA/SO | 0: Port<br>1: SCK |

Port 7 Function Register 2

P7FC2  
(001CH)

|             |                         |                         |                       |                      |                      |                      |                        |   |
|-------------|-------------------------|-------------------------|-----------------------|----------------------|----------------------|----------------------|------------------------|---|
|             | 7                       | 6                       | 5                     | 4                    | 3                    | 2                    | 1                      | 0   |
| Bit symbol  | –                       | –                       | P75F2                 | P74F2                | P73F2                | –                    | P71F2                  | P70F2   |
| Read/Write  | W                       |                         |                       |                      |                      |                      |                        |   |
| After reset | 0                       |                         |                       |                      |                      |                      |                        |   |
| Function    | Always<br>fixed to “0”. | Always<br>fixed to “0”. | 0: <P75F><br>1: CSEXA | 0: <P74F><br>1: CS2G | 0: <P73F><br>1: CS2F | Always write<br>“0”. | 0: <P71F><br>1: OPTTX0 | SIO0/RXD0<br>Pin select<br>0: RXD0(PC1)<br>1: OPTRX0<br>(P70) |

Port 7 ODE Register

P7ODE  
(001FH)

|             |                      |   |   |   |   |                              |        |   |
|-------------|----------------------|---|---|---|---|------------------------------|--------|---|
|             | 7                    | 6 | 5 | 4 | 3 | 2                            | 1      | 0 |
| Bit symbol  | –                    | – |   |   |   | ODEP72                       | ODEP71 |   |
| Read/Write  | W                    |   |   |   |   | W                            |        |   |
| After reset | 0                    | 0 |   |   |   | 0                            | 0      |   |
| Function    | Always fixed to “0”. |   |   |   |   | 0: 3 states<br>1: Open drain |        |   |

Note: Read-modify-write is prohibited for P7CR, P7FC, P7FC2 and P7ODE.

Figure 3.5.24 Register for Port 7

3.5.10 Port 8 (P80 to P87)

Port 8 is an 8-bit input port and has an internal 8-bit input pins for AD converter. P83 can be used for the AD converter.




Figure 3.5.25 Port 8

| Port 8 Register |                         |     |     |     |     |     |     |     |
|-----------------|-------------------------|-----|-----|-----|-----|-----|-----|-----|
|                 | 7                       | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| P8<br>(0018H)   | P87                     | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
| Read/Write      | R                       |     |     |     |     |     |     |     |
| After reset     | Data from external port |     |     |     |     |     |     |     |

Note: The input channel selection of AD converter and the permission of ADTRG input are set by AD converter mode register ADMOD1.

Figure 3.5.26 Register for Port 8



3.5.12 Port A (PA0 to PA7)

Port PA0 to PA7 are 8-bit output ports, and also used as input ports which can set open-drain output buffer. Writing 1 in the corresponding bit of the port A function register sets open-drain output.

Resetting reset bits of the registers PA to 1 and PAFC to 0.




Figure 3.5.29 Port A

| Port A Register |     |     |     |     |     |     |     |     |
|-----------------|-----|-----|-----|-----|-----|-----|-----|-----|
|                 | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| PA<br>(001EH)   | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Read/Write      | R/W |     |     |     |     |     |     |     |
| After reset     | 1   |     |     |     |     |     |     |     |

| Port A Function Register |                              |      |      |      |      |      |      |      |
|--------------------------|------------------------------|------|------|------|------|------|------|------|
|                          | 7                            | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| PAFC<br>(0021H)          | PA7F                         | PA6F | PA5F | PA4F | PA3F | PA2F | PA1F | PA0F |
| Read/Write               | W                            |      |      |      |      |      |      |      |
| After reset              | 0                            | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Function                 | 0: CMOS output 1: Open drain |      |      |      |      |      |      |      |

Note: Read-modify-write is prohibited for PAFC.

Figure 3.5.30 Register for Port A

## 3.5.13 Port B (PB0 to PB6)

Port B is a 6-bit general purpose I/O port. It can be operated as input or output. Resetting sets port B to be an input port.

In addition to functioning as a general port, Port B can be used so far as pin functions (TA0IN, TA1OUT), Timer output pin (T0OUT), or external interrupt (INT0 to INT3), and I/O 2 (TXD2, RXD2). Above setting function register PBFC and PBFC2. Edge select of external interrupt register, which there is in interruption control

## (1) PBO (TA0IN, TXD2)

As well as functioning as a general port, it can also be used as a TXD output pins. In case of use TXD2, it is possible to use register PB<PBO>.

And port B0 has a programmable the type which can be controlled by register PBODE<ODEPBO>.




Figure 3.5.31 Port B0

( 2) PB1 ( TA1 OUT, RXD2)

Port B1 is I/O port pins that RXD1 outputs for the serial case of use RXD2, it is possible to logical invert by




Figure 3.5.32 Port B1

( 3 ) PB3 ( I N T O )




Figure 3.5.33 Port B3

( 4 ) PB4 ( I N T1 ) , PB5 ( I N T2 , TA3OUT ) , PB6 ( I N T3 , TBOOUT





Figure 3.5.34 PB4 to PB6



Note 1: Read-modify-write is prohibited for the registers PBCR, PBFC and PBODE.

Note 2: PB0/TA0IN pin does not have a register changing PORT/FUNCTION.

For example, when it is used as an input port, the input signal is inputted to 8-bit timer.

Note 3: PB1/RXD1 pin does not have a register changing PORT/FUNCTION.

For example, when it is used as an input port, the input signal is inputted to SIO as the serial receive data.

Figure 3.5.35 Register for Port B



## 3.5.14 Port C (PC0 to PC5)

Port C0 to C5 are 6-bit general-purpose I/O ports. Each pin can be set as input or output. Resetting resets PC0 to PC5 to also sets output latch register to 1.

In addition to functioning as general-purpose I/O ports, as the I/O for serial channels 0 and 1. A pin can be enabled by setting the corresponding bit of the port register (PCFC).

Resetting resets all bits of PCFC to 0 and sets PCARI pins to input ports.

## (1) Port C0, C3 (TXD0/TXD1)

As well as functioning as I/O ports, PC0 and PC3 can also function as TXD0 output pins. In case of use TXD0/TXD1, it is necessary to set the register PC<PC0, 3>.

And ports C0 to C3 have a programmable open-drain function by setting the register PCODE<ODEPC0, 3>.




Figure 3.5.36 Port C0 and Port C3

## ( 2 ) Port C1, C4 (RXD0, 1)

Port C1 and C4 are I/O port pins and can also be used as channels. In case of use RXD0/RXD1, it is possible to use the register PC<PC1, 4>.

And input data of SIO on RXD0/PC1 or OPTRX0/P70 can be input to the register PCFC2<P70F2>.




Figure 3.5.37 Port C1 and Port C4

## ( 3 ) Port C2, C5 (SCLK0, SCLK1)

Port C2 and C5 are I/O port pins and can also be used as channels. In case of use SCLK0/SCLK1, it is possible to use the register PC<PC2, 5>.




Figure 3.5.38 Port C2 and Port C5

| Port C Register |             |   |   |  |     |     |     |     |     |
|-----------------|-------------|---|---|--|-----|-----|-----|-----|-----|
| PC<br>(0023H)   |             | 7 | 6 | 5  | 4   | 3   | 2   | 1   | 0   |
|                 | Bit symbol  |   |   | PC5  | PC4 | PC3 | PC2 | PC1 | PC0 |
|                 | Read/Write  |   |   | R/W  |     |     |     |     |     |
|                 | After reset |   |   | Data from external port (Output latch register is set to 1.) |     |     |     |     |     |

| Port C Control Register |             |   |   |          |      |      |      |      |           |
|-------------------------|-------------|---|---|----------|------|------|------|------|-----------|
| PCCR<br>(0026H)         |             | 7 | 6 | 5        | 4    | 3    | 2    | 1    | 0         |
|                         | Bit symbol  |   |   | PC5C     | PC4C | PC3C | PC2C | PC1C | PC0C      |
|                         | Read/Write  |   |   | W        |      |      |      |      |           |
|                         | After reset |   |   | 0        | 0    | 0    | 0    | 0    | 0         |
|                         | Function    |   |   | 0: Input |      |      |      |      | 1: Output |

| Port C Function Register |             |   |   |                               |   |                    |                               |   |                    |
|--------------------------|-------------|---|---|-------------------------------|---|--------------------|-------------------------------|---|--------------------|
| PCFC<br>(0027H)          |             | 7 | 6 | 5                             | 4 | 3                  | 2                             | 1 | 0                  |
|                          | Bit symbol  |   |   | PC5F                          |   | PC3F               | PC2F                          |   | PC0F               |
|                          | Read/Write  |   |   | W                             |   | W                  | W                             |   | W                  |
|                          | After reset |   |   | 0                             |   | 0                  | 0                             |   | 0                  |
|                          | Function    |   |   | 0: Port<br>1: SCLK1<br>output |   | 0: Port<br>1: TXD1 | 0: Port<br>1: SCLK0<br>output |   | 0: Port<br>1: TXD0 |

| Port C ODE Register |             |   |   |   |   |                                     |   |   |                                     |
|---------------------|-------------|---|---|---|---|-------------------------------------|---|---|-------------------------------------|
| PCODE<br>(0028H)    |             | 7 | 6 | 5 | 4 | 3                                   | 2 | 1 | 0                                   |
|                     | Bit symbol  |   |   |   |   | ODEPC3                              |   |   | ODEPC0                              |
|                     | Read/Write  |   |   |   |   | W                                   |   |   | W                                   |
|                     | After reset |   |   |   |   | 0                                   |   |   | 0                                   |
|                     | Function    |   |   |   |   | TXD1<br>0: CMOS<br>1: Open<br>drain |   |   | TXD0<br>0: CMOS<br>1: Open<br>drain |

Note 1: Read-modify-write is prohibited for the registers PCCR, PCFC and PCODE.

Note 2: PC1/RXD0, PC4/RXD1 pins do not have a register changing PORT/FUNCTION. For example, when it is used as an input port, the input signal is inputted to SIO as the serial receive data.

Figure 3.5.39 Register for Port C

## 3.5.15 Port D (PD0 to PD7)

Port D is an 8-bit output port. The output pins are PD0 to PD7, and pin output 1.

In addition to functioning as output port, port D also has a function controller (D1BSCP, D2BLP, D3BFR, D4LEBCD, D5DOFFB, D6ALARM, and D7MLDALM). The output pin for melody/alarm (D6ALARM) and output pin for melody/alarm (D7MLDALM) are selected using the function register PDFC.

Only PD6 has two output functions. MLDALM and ALARM are selected using PD<PD6>. Resetting resets the function register and output ports.




Figure 3.5.40 Port D0 to D4, D7




Figure 3.5.41 Port D6

Port D Register

|             |     |     |   |     |     |     |     |     |
|-------------|-----|-----|---|-----|-----|-----|-----|-----|
|             | 7   | 6   | 5 | 4   | 3   | 2   | 1   | 0   |
| Bit symbol  | PD7 | PD6 |   | PD4 | PD3 | PD2 | PD1 | PD0 |
| Read/Write  | R/W |     |   | R/W |     |     |     |     |
| After reset | 1   | 1   |   | 1   | 1   | 1   | 1   | 1   |

Port D Function Register

|             |                      |  |   |                     |                      |                     |                     |                      |
|-------------|----------------------|--|---|---------------------|----------------------|---------------------|---------------------|----------------------|
|             | 7                    | 6  | 5 | 4                   | 3                    | 2                   | 1                   | 0                    |
| Bit symbol  | PD7F                 | PD6F   |   | PD4F                | PD3F                 | PD2F                | PD1F                | PD0F                 |
| Read/Write  | W                    |  |   | W                   |                      |                     |                     |                      |
| After reset | 0                    |  |   | 0                   |                      |                     |                     |                      |
| Function    | 0: Port<br>1: MLDALM | 0: Port<br>1: $\overline{\text{ALARM}}$<br>at <PD6> = 1<br>1: MLDALM<br>at <PD6> = 0 |   | 0: Port<br>1: DOFFB | 0: Port<br>1: DLEBCD | 0: Port<br>1: D3BFR | 0: Port<br>1: D2BLP | 0: Port<br>1: D1BSCP |

Note: Read-modify-write is prohibited for the registers PDFC.

Figure 3.5.42 Register for Port D

3.5.16 Port E (PE0 to PE7)

Port E is an 8-bit general-purpose I/O port. It can be used for input or output using the control register PECR. Resetting, the Port E to input ports. It is a tristate output latch register. In addition to functioning as a general-purpose I/O port, it can be used as a data bus for LCD controller (LD0 to LD7). Above setting PEFC.




Figure 3.5.43 Port E

Port E Register

|             |  |     |     |     |     |     |     |     |
|-------------|--|-----|-----|-----|-----|-----|-----|-----|
|             | 7  | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit symbol  | PE7  | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Read/Write  | R/W  |     |     |     |     |     |     |     |
| After reset | Data from external port (Output latch register is set to 1.) |     |     |     |     |     |     |     |

Port E Control Register

|             |                    |      |      |      |      |      |      |      |
|-------------|--------------------|------|------|------|------|------|------|------|
|             | 7                  | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit symbol  | PE7C               | PE6C | PE5C | PE4C | PE3C | PE2C | PE1C | PE0C |
| Read/Write  | W                  |      |      |      |      |      |      |      |
| After reset | 0                  | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Function    | 0: Input 1: Output |      |      |      |      |      |      |      |

Port E Function Register

|             |   |      |      |      |      |      |      |      |
|-------------|---|------|------|------|------|------|------|------|
|             | 7   | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit symbol  | PE7F                                      | PE6F | PE5F | PE4F | PE3F | PE2F | PE1F | PE0F |
| Read/Write  | W   |      |      |      |      |      |      |      |
| After reset | 0   | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Function    | 0: Port 1: Data bus for LCDC (LD7 to LD0) |      |      |      |      |      |      |      |

Note: Read-modify-write is prohibited for PECR and PEFC.

Figure 3.5.44 Register for Port E

3.5.17 Port F (PF0 to PF7)

Port F is an 8-bit output port. It has 8 pins, PF0 to PF7, and PF0 is output 1.

In addition to functioning as output port, port F also functions as a controller (SDCKE, SDLDQM, SDUDQM, and output pin for (SSCLK)). Above is the function register PFFC.




Figure 3.5.45 Port F

Port F Register

|             |     |     |     |     |     |     |     |     |
|-------------|-----|-----|-----|-----|-----|-----|-----|-----|
|             | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit symbol  | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |
| Read/Write  | R/W |     |     |     |     |     |     |     |
| After reset | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |

Port F Function Register

|             |                      |                  |                  |                   |                   |                 |                  |                  |
|-------------|----------------------|------------------|------------------|-------------------|-------------------|-----------------|------------------|------------------|
|             | 7                    | 6                | 5                | 4                 | 3                 | 2               | 1                | 0                |
| Bit symbol  | –                    | PF6F             | PF5F             | PF4F              | PF3F              | PF2F            | PF1F             | PF0F             |
| Read/Write  | W                    |                  |                  |                   |                   |                 |                  |                  |
| After reset | 0                    | 1                | 0                | 0                 | 0                 | 0               | 0                | 0                |
| Function    | Always fixed to “0”. | 0: Port 1: SDCLK | 0: Port 1: SDCKE | 0: Port 1: SDUDQM | 0: Port 1: SDLDQM | 0: Port 1: SDWE | 0: Port 1: SDCAS | 0: Port 1: SDRAS |

Note: Read-modify-write is prohibited for the registers PFFC.

Figure 3.5.46 Register for Port F

### 3.6 Chip Select/Wait Controller

On the TMP91C820A, four usable address areas are set. The data bus width and the number of waits can be set independently (see 3.6.2 and others).

The pins  $\overline{CS0}$  to  $\overline{CS3}$  (which can also function as  $\overline{P60}$  to  $\overline{P63}$ ) are the n<sup>o</sup>. output pins for the areas CS0 to CS3. When the CPU specifies the address, the corresponding pin outputs the chip select signal for the specified address (in ROM or SRAM). However, to select a format for the output, the register (P6FC) must be set.

$\overline{CS2A}$  to  $\overline{CS2}$  and  $\overline{CS3A}$  to  $\overline{CS3}$  are made by MMU.

These pins specify that area and BANK value is fixed without CS/WAIT controller.

The areas CS0 to CS3 are defined by the values in the memory address registers MSAR0 to MSAR3 and the memory address registers MAMRO to MAMR3.

The chip select/wait control registers BOCS to B3CS and master enable/disable status the data bus width and the number of waits.

The input pin controlling these status is the bus wait signal  $\overline{WE}$ .

#### 3.6.1 Specifying an Address Area

The CS0 to CS3 address areas are specified by address registers MSAR0 to MSAR3 and memory address registers MAMRO to MAMR3).

At each bus cycle, a compare operation is performed to the specified address in the CS0 to CS3 area. When the comparison indicates an access to the corresponding area, the chip select signal is output. The chip select signal is held for the period specified in the chip select/wait control register BOCS to B3CS. (See 3.6.2)



( 1 ) Memory start address registers

Figure 3. 6. 1 shows the memory start address registers MSAR0 to MSAR3. The memory start address registers MSAR0 to MSAR3 are set for the CS0 to CS3. The upper eight bits (A23 to A16) of the start address are permanently set to 1. The lower start address (A15 to A0) are permanently set to 0. The start address can only be set in 64-Kbyte increments, starting from 000000H. The relationship between the start address and the start address register value is shown in Figure 3.6.2.




Figure 3.6.1 Memory Start Address Register




Figure 3.6.2 Relationship between Start Address and Start Address Register Value

## (2) Memory address mask registers

Figure 3.6.3 shows the memory address mask registers MAMRO to MAMR3. The CS0 to CS3 specifying a mask for each address is only in the registers MAMRO to MAMR3. The compare operation used in the CS0 to CS3 areas is only performed for bus address set to 0 in these registers. Also, the address bits MAMR3 differ between CS0 and CS3 area that can be different.

Memory Address Mask Register (for CS0 area)

|                  |             |                       |     |     |     |                             |     |           |    |
|------------------|-------------|-----------------------|-----|-----|-----|-----------------------------|-----|-----------|----|
| MAMRO<br>(00C9H) | <div></div> | 7                     | 6   | 5   | 4   | 3                           | 2   | 1         | 0  |
|                  | Bit symbol  | V20                   | V19 | V18 | V17 | V16                         | V15 | V14 to V9 | V8 |
|                  | Read/Write  | R/W                   |     |     |     |                             |     |           |    |
|                  | After reset | 1                     | 1   | 1   | 1   | 1                           | 1   | 1         | 1  |
|                  | Function    | Sets size of CS0 area |     |     |     | 0: Used for address compare |     |           |    |

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes

Memory Address Mask Register (CS1)

|                  |             |  |     |     |     |     |     |           |    |
|------------------|-------------|--|-----|-----|-----|-----|-----|-----------|----|
| MAMR1<br>(00CBH) | <div></div> | 7  | 6   | 5   | 4   | 3   | 2   | 1         | 0  |
|                  | Bit symbol  | V21  | V20 | V19 | V18 | V17 | V16 | V15 to V9 | V8 |
|                  | Read/Write  | R/W  |     |     |     |     |     |           |    |
|                  | After reset | 1  | 1   | 1   | 1   | 1   | 1   | 1         | 1  |
|                  | Function    | Sets size of CS1 area    0: Used for address compare |     |     |     |     |     |           |    |

Range of possible settings for CS1 area size: 256 bytes to 4 Mbytes.

Memory Address Mask Register (CS2, CS3)

|                                    |             |   |     |     |     |     |     |     |     |
|------------------------------------|-------------|---|-----|-----|-----|-----|-----|-----|-----|
| MAMR2 / MAMR3<br>(00CDH) / (00CFH) |             | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|                                    | Bit symbol  | V22   | V21 | V20 | V19 | V18 | V17 | V16 | V15 |
|                                    | Read/Write  | R/W   |     |     |     |     |     |     |     |
|                                    | After reset | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
|                                    | Function    | Sets size of CS2 or CS3 area    0: Used for address compare |     |     |     |     |     |     |     |

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.6.3 Memory Address Mask Registers

### (3) Setting memory search and address areas

Figure 3.6.4 shows an example of a 4-Kbit speed of flying area starting at 010000H using the CS0 areas.

```

Set 01Hi in memory start address register MSAR0<S2
upper 8 bits of the start address). Next, calculate
address and the anticipated address (01Hi based on the
Bits 20 to 8 of the result correspond to the mask value.
Setting this value in memory address register MSAR0<S20: 8> sets the
This example sets 01Hi in memory a 64K-byte area.

```




Figure 3.6.4 Example Showing How to Set the CS0 Area

After a reset, MSAR0 to MAMR3 are set to BOCS<BOE>, B1CS<B1E> and B3CS<B3E> are reset to 0. T and CS3 areas. However, as B2CS<B2E> is set to 1, CS2 is from 000FE0H to 000FFFH. For F003D00H to F003D00HMP91C820A. Also width and number of words are specified for accessing outside the specified CS0 to CS3 area. Set of CS/WR Register


## (4) Address specification

Table 3.6.1 shows the relationship between CS area and address mask register combinations. When setting an area size, using a combination of address mask register in the desired steps starts.

If the CS2 area is set to 16 Mbytes or if two or more area number has the higher priority.

Example: To set the area size for CS0 to 128 Kbytes:

## a. Valid start addresses



## b. Invalid start addresses




Table 3.6.1 Valid Area Sizes for Each CS Area

| Size (bytes)<br>CS area | 256 | 512 | 32 K | 64 K | 128 K | 256 K | 512 K | 1 M | 2 M | 4 M | 8 M |
|-------------------------|-----|-----|------|------|-------|-------|-------|-----|-----|-----|-----|
| CS0                     | ○   | ○   | ○    | ○    | △     | △     | △     | △   | △   |     |     |
| CS1                     | ○   | ○   |      | ○    | △     | △     | △     | △   | △   | △   |     |
| CS2                     |     |     | ○    | ○    | △     | △     | △     | △   | △   | △   | △   |
| CS3                     |     |     | ○    | ○    | △     | △     | △     | △   | △   | △   | △   |

Note: "△" indicates areas that cannot be set by memory start address register and address mask register combinations.

## 3.6.2 Chip Select/Wait Control Registers

Figure 3.6.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveforms, wait states for each address area (CS0 to CS3 and other select/wait control registers, BOCS to B3CS and BEXCS).

Chip Select/Wait Control Registers

|                  |             | 7                       | 6  | 5   | 4     | 3   | 2   | 1     | 0     |
|------------------|-------------|-------------------------|--|---|-------|---|---|-------|-------|
| B0CS<br>(00C0H)  | Bit symbol  | B0E                     |  | B0OM1   | B0OM0 | B0BUS                                     | B0W2  | B0W1  | B0W0  |
|                  | Read/Write  | W                       |  | W   |       |   |   |       |       |
|                  | After reset | 0                       |  | 0   | 0     | 0   | 0   | 0     | 0     |
|                  | Function    | 0: Disable<br>1: Enable |  | Chip select output waveform selection<br>00: For ROM/SRAM<br>01: }<br>10: } Don't care<br>11: } |       | Data bus width<br>0: 16 bits<br>1: 8 bits | Number of waits<br>000: 2 waits      100: Reserved<br>001: 1 wait      101: 3 waits<br>010: (1 + N) waits      110: 4 waits<br>011: 0 waits      111: 8 waits |       |       |
| B1CS<br>(00C1H)  | Bit symbol  | B1E                     |  | B1OM1   | B1OM0 | B1BUS                                     | B1W2  | B1W1  | B1W0  |
|                  | Read/Write  | W                       |  | W   |       |   |   |       |       |
|                  | After reset | 0                       |  | 0   | 0     | 0   | 0   | 0     | 0     |
|                  | Function    | 0: Disable<br>1: Enable |  | Chip select output waveform selection<br>00: For ROM/SRAM<br>01: }<br>10: } Don't care<br>11: } |       | Data bus width<br>0: 16 bits<br>1: 8 bits | Number of waits<br>000: 2 waits      100: Reserved<br>001: 1 wait      101: 3 waits<br>010: (1 + N) waits      110: 4 waits<br>011: 0 waits      111: 8 waits |       |       |
| B2CS<br>(00C2H)  | Bit symbol  | B2E                     | B2M  | B2OM1   | B2OM0 | B2BUS                                     | B2W2  | B2W1  | B2W0  |
|                  | Read/Write  | W                       |  |   |       |   |   |       |       |
|                  | After reset | 1                       | 0  | 0   | 0     | 0   | 0   | 0     | 0     |
|                  | Function    | 0: Disable<br>1: Enable | CS2 area selection<br>0: 16-Mbyte area<br>1: CS area | Chip select output waveform selection<br>00: For ROM/SRAM<br>01: }<br>10: } Don't care<br>11: } |       | Data bus width<br>0: 16 bits<br>1: 8 bits | Number of waits<br>000: 2 waits      100: Reserved<br>001: 1 wait      101: 3 waits<br>010: (1 + N) waits      110: 4 waits<br>011: 0 waits      111: 8 waits |       |       |
| B3CS<br>(00C3H)  | Bit symbol  | B3E                     |  | B3OM1   | B3OM0 | B3BUS                                     | B3W2  | B3W1  | B3W0  |
|                  | Read/Write  | W                       |  | W   |       |   |   |       |       |
|                  | After reset | 0                       |  | 0   | 0     | 0   | 0   | 0     | 0     |
|                  | Function    | 0: Disable<br>1: Enable |  | Chip select output waveform selection<br>00: For ROM/SRAM<br>01: }<br>10: } Don't care<br>11: } |       | Data bus width<br>0: 16 bits<br>1: 8 bits | Number of waits<br>000: 2 waits      100: Reserved<br>001: 1 wait      101: 3 waits<br>010: (1 + N) waits      110: 4 waits<br>011: 0 waits      111: 8 waits |       |       |
| BEXCS<br>(00C7H) | Bit symbol  |                         |  |   |       | BEXBUS                                    | BEXW2   | BEXW1 | BEXW0 |
|                  | Read/Write  |                         |  |   |       | 0   |   |       |       |
|                  | After reset |                         |  |   |       | 0   | 0   | 0     | 0     |
|                  | Function    |                         |  |   |       | Data bus width<br>0: 16 bits<br>1: 8 bits | Number of waits<br>000: 2 waits      100: Reserved<br>001: 1 wait      101: 3 waits<br>010: (1 + N) waits      110: 4 waits<br>011: 0 waits      111: 8 waits |       |       |

Master enable bit

0

Disable

1

Enable

CS2 area selection

0

16-Mbyte area

1

Specified address area

Chip select output waveform selection

00

For ROM/SRAM

01

10

Don't care

11

Number of address area waits  
(See 3.6.2 (3) "Wait control".)

Data bus width selection

0

16-bit data bus

1

8-bit data bus

Figure 3.6.5 Chip Select/Wait Control Registers

## (1) Master enable bits

Bit 7 (<BOE>, <B1E>, <B2E> or <B3E>) of a chip select master bit, which is used to enable or disable settings in the address area. Writing 1 to this bit enables the settings. If <BOE>, <B1E> and <B3E>, and enabled (Sets to 1) <B2E>. This is

## (2) Data bus width selection

Bit 3 (<BOBUS>, <B1BUS>, <B2BUS>, <B3BUS>, <BEXBUS>) of a select/wait control is used to select the data bus. This bit is used to select the data bus width for the data bus. When memory is to be accessed using a 16-bit data bus, bus is to be used.

This process of changing the address bus width is known as dynamic bus sizing. For details of this bus

Table 3.6.2 Dynamic Bus Sizing

| Operand Data Bus Width | Operand Start Address   | Memory Data Bus Width | CPU Address | CPU Data  |           | Control for READ Cycle |   |   |   |   |   | Control for WRITE Cycle |   |   |   |   |   |
|------------------------|-------------------------|-----------------------|-------------|-----------|-----------|------------------------|---|---|---|---|---|-------------------------|---|---|---|---|---|
|                        |                         |                       |             | D15 to D8 | D7 to D0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
| 8 bits                 | 2n + 0<br>(Even number) | 8 bits                | 2n + 0      | XXXX      | b7 to b0  | H                      | L | H | H | L | L | H                       | L | H | L | H | L |
|                        |                         | 16 bits               | 2n + 0      | XXXX      | b7 to b0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        | 2n + 1<br>(Odd number)  | 8 bits                | 2n + 1      | XXXX      | b7 to b0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        |                         | 16 bits               | 2n + 1      | b7 to b0  | XXXX      |                        |   |   |   |   |   |                         |   |   |   |   |   |
| 16 bits                | 2n + 0<br>(Even number) | 8 bits                | 2n + 0      | XXXX      | b7 to b0  | H                      | L | H | H | L | L | H                       | L | H | L | H | L |
|                        |                         | 16 bits               | 2n + 1      | XXXX      | b15 to b8 |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        | 2n + 1<br>(Odd number)  | 8 bits                | 2n + 0      | XXXX      | b7 to b0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        |                         | 16 bits               | 2n + 1      | b15 to b8 | b7 to b0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
| 32 bits                | 2n + 0<br>(Even number) | 8 bits                | 2n + 1      | XXXX      | b7 to b0  | H                      | L | H | H | L | L | H                       | L | H | L | H | L |
|                        |                         | 16 bits               | 2n + 2      | XXXX      | b15 to b8 |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        | 2n + 1<br>(Odd number)  | 8 bits                | 2n + 0      | XXXX      | b7 to b0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        |                         | 16 bits               | 2n + 1      | b7 to b0  | XXXX      |                        |   |   |   |   |   |                         |   |   |   |   |   |
| 32 bits                | 2n + 0<br>(Even number) | 8 bits                | 2n + 1      | XXXX      | b7 to b0  | H                      | L | H | H | L | L | H                       | L | H | L | H | L |
|                        |                         | 16 bits               | 2n + 2      | XXXX      | b15 to b8 |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        | 2n + 1<br>(Odd number)  | 8 bits                | 2n + 0      | XXXX      | b7 to b0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        |                         | 16 bits               | 2n + 1      | b7 to b0  | XXXX      |                        |   |   |   |   |   |                         |   |   |   |   |   |
| 32 bits                | 2n + 0<br>(Even number) | 8 bits                | 2n + 1      | XXXX      | b7 to b0  | H                      | L | H | H | L | L | H                       | L | H | L | H | L |
|                        |                         | 16 bits               | 2n + 2      | XXXX      | b15 to b8 |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        | 2n + 1<br>(Odd number)  | 8 bits                | 2n + 0      | XXXX      | b7 to b0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        |                         | 16 bits               | 2n + 1      | b7 to b0  | XXXX      |                        |   |   |   |   |   |                         |   |   |   |   |   |
| 32 bits                | 2n + 0<br>(Even number) | 8 bits                | 2n + 1      | XXXX      | b7 to b0  | H                      | L | H | H | L | L | H                       | L | H | L | H | L |
|                        |                         | 16 bits               | 2n + 2      | XXXX      | b15 to b8 |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        | 2n + 1<br>(Odd number)  | 8 bits                | 2n + 0      | XXXX      | b7 to b0  |                        |   |   |   |   |   |                         |   |   |   |   |   |
|                        |                         | 16 bits               | 2n + 1      | b7 to b0  | XXXX      |                        |   |   |   |   |   |                         |   |   |   |   |   |

xxxx: Indicates that the input data from these bits are ignored during a read. During a write, indicates that the bus for these bits goes to high impedance; also, that the write strobe signal for the bus remains inactive.

## (3) Wait control

Bits 0 to 2 (<BOWO: 2>, <B1W0B2W0: 2>, <B2W0BEXW0: 2>) of the chip select/wait control register specify the number of corresponding memory areas accessed.

The following types of wait operation can be specified. Other than those listed in the table should not be made.

Table 3.6.3 Wait Operation Settings

| <BxW2:0> | Number of Waits | Wait Operation   |
|----------|-----------------|--|
| 000      | 2 waits         | Inserts a wait of 2 states, irrespective of the $\overline{\text{WAIT}}$ pin state.  |
| 001      | 1 wait          | Inserts a wait of 1 state, irrespective of the $\overline{\text{WAIT}}$ pin state.   |
| 010      | (1 + N) waits   | Samples the state of the $\overline{\text{WAIT}}$ pin after inserting a wait of one state. If the $\overline{\text{WAIT}}$ pin is low, the waits continue and the bus cycle is extended until the pin goes high. |
| 011      | 0 waits         | Ends the bus cycle without a wait, regardless of the $\overline{\text{WAIT}}$ pin state.   |
| 100      | Reserved        | Invalid setting  |
| 101      | 3 waits         | Inserts a wait of 3 states, irrespective of the $\overline{\text{WAIT}}$ pin state.  |
| 110      | 4 waits         | Inserts a wait of 4 states, irrespective of the $\overline{\text{WAIT}}$ pin state.  |
| 111      | 8 waits         | Inserts a wait of 8 states, irrespective of the $\overline{\text{WAIT}}$ pin state.  |

A reset sets these bits to 000 (2 waits).

## (4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register sets the bus width and waits when memory locations, which are not in one of the areas (CS0 to CS3), are accessed. The BEXCS register sets the wait control for areas other than CS0 to CS3.

## (5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (Bit 6 of the chip select/wait control register) designates the 16-Mbyte area (000000H to 000FFFFH, 003000H to FFFFFFFFH) as CS2 area. Setting B2CS<B2M> to 1 designates the address register MSAR2 and the register MAMR2 as CS2 area. B2CS<B2M> CS2 is specified in the same manner as CS0 to CS3.

A reset clears this bit to 0, specifying CS2 as 16-Mbyte area.

## (6) Procedure for chip select and wait control

When using the chip select/wait control function, the following steps should be performed in order:

- Set the memory start addresses MSARO to MSAR3.  
Set the start addresses for CS0 to CS3.
- Set the memory end addresses MAMRO to MAMR3.  
Set the sizes of CS0 to CS3.

- Set the chip select/wait control registers BOC0 to BOC3.  
Set the chip select output waveform, data bus width, master enable e/di  $\overline{\text{CS}}$  status for CS0 to CS3.

The CS0 to S3 pins can also function as pins P60 to P63. When using one of these pins, set the corresponding register (P6FC) to 1.



If a CS0 to S3 address is specified which is actual area address, the CPU accesses the internal address is output on  $\overline{CS}$  phase.

Example:

In this example CS0 is set to 010000H to 0FFFFH. The bus to 16 bits and the number of waits is set to 0.

MSAR001H. . . . . Start address: 010000H

MAMR007H. . . . . Address area: 64 Kbytes

BOCS83H. . . . . ROM/ RAM, 1 CS0 data bus, no s e

### 3.6.3 Connecting External Memory

Figure 3. 6. 6 shows an example of external memory to the T. In this example the ROM is connected using a 16-bit bus connected using an 8-bit bus.




Figure 3.6.6 Example of External Memory Connection

(ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A reset clears all bits of the P6FC and the P6FC (P6FC) to 0 and disables output of the CS signal. To output bit must be set to 1.




Figure 3.6.7 How to Connect to 16-Bit SRAM for TMP91C820A

### 3.7 8-Bit Timers (TMRA)

The TMP91C820A features 4 built-in 8-bit timers. These timers are paired into four modules: TMRA01 and TMRA23, each with two channels and can operate in any of the following four modes:

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generator (PPG: Variable cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable period)

Figure 3.7.1 and 3.7.2 show block diagrams of TMRA01 and TMRA23. Each channel consists of an 8-bit binary counter and an 8-bit latch. In addition, a timer flip-flop is provided for each pair of channels. The operation mode and timer flip-flop are controlled by SFRs (Special Function Registers).

Each of the two modules (TMRA01 and TMRA23) can be operated in the same manner; hence only the operation of TMRA01 is described. The contents of this chapter are as follows.

- 3.7.1 Block Diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFRs
- 3.7.4 Operation in Each Mode
  - (1) 8-bit timer mode
  - (2) 16-bit timer mode
  - (3) 8-bit PPG (Programmable pulse generation) output mode
  - (4) 8-bit PWM (Pulse width modulation) output mode
  - (5) Settings for each mode
  - (6) LCDC and MELODY/ALARM circuit supply mode

Table 3.7.1 Registers and Pins for Each Module

| Module           |                                  | TMRA01                           | TMRA23                           |
|------------------|----------------------------------|----------------------------------|----------------------------------|
| External pin     | Input pin for external clock     | TA0IN<br>(Shared with PB0)       | No                               |
|                  | Output pin for timer flip-flop   | TA1OUT<br>(Shared with PB1)      | TA3OUT<br>(Shared with PB5)      |
| SFR<br>(Address) | Timer run register               | TA01RUN (0100H)                  | TA23RUN (0108H)                  |
|                  | Timer register                   | TA0REG (0102H)<br>TA1REG (0103H) | TA2REG (010AH)<br>TA3REG (010BH) |
|                  | Timer mode register              | TA01MOD (0104H)                  | TA23MOD (010CH)                  |
|                  | Timer flip-flop control register | TA1FFCR (0105H)                  | TA3FFCR (010DH)                  |

## 3.7.1 Block Diagrams




Figure 3.7.1 TMRA01 Block Diagram




Figure 3.7.2 TMRA23 Block Diagram

3.7.2 Operation of Each Circuit

( 1) Prescaler

A 9-bit prescaler is operated as clock to TMRAO1.  
The clock is divided by 4 and input to counter prescaler.  
 $f_c/16$  and is selected using the prescaler clock selection.  
The prescaler operation can be controlled using TAO1 control register. Setting <TAOPRUN> to 1 starts the counter and clears the prescaler to 0 and stops operation. Table 3.7.2 shows the output clock resolutions.

Table 3.7.2 Prescaler Output Clock Resolution

at  $f_c = 16\text{ MHz}$ ,  $f_s = 32.768\text{ kHz}$

| System Clock Selection <SYSCK> | Prescaler Clock Selection <PRCK1:0> | Gear Value <GEAR2:0> | Prescaler Output Clock Resolution  |                                    |                                       |  |
|--------------------------------|-------------------------------------|----------------------|------------------------------------|------------------------------------|---------------------------------------|--|
|                                |                                     |                      | $\phi T1$                          | $\phi T4$                          | $\phi T16$                            | $\phi T256$                            |
| 1 (fs)                         |                                     | XXX                  | $f_s/2^3 (244\text{ }\mu\text{s})$ | $f_s/2^5 (977\text{ }\mu\text{s})$ | $f_s/2^7 (3.9\text{ }\mu\text{s})$    | $f_s/2^{11} (62.5\text{ }\mu\text{s})$ |
| 0 (fc)                         | 00 (fFPH)                           | 000 (fc)             | $f_c/2^3 (0.5\text{ }\mu\text{s})$ | $f_c/2^5 (2.0\text{ }\mu\text{s})$ | $f_c/2^7 (8.0\text{ }\mu\text{s})$    | $f_c/2^{11} (128\text{ }\mu\text{s})$  |
|                                |                                     | 001 (fc/2)           | $f_c/2^4 (1.0\text{ }\mu\text{s})$ | $f_c/2^6 (4.0\text{ }\mu\text{s})$ | $f_c/2^8 (16\text{ }\mu\text{s})$     | $f_c/2^{12} (256\text{ }\mu\text{s})$  |
|                                |                                     | 010 (fc/4)           | $f_c/2^5 (2.0\text{ }\mu\text{s})$ | $f_c/2^7 (8.0\text{ }\mu\text{s})$ | $f_c/2^9 (32\text{ }\mu\text{s})$     | $f_c/2^{13} (512\text{ }\mu\text{s})$  |
|                                |                                     | 011 (fc/8)           | $f_c/2^6 (4.0\text{ }\mu\text{s})$ | $f_c/2^8 (16\text{ }\mu\text{s})$  | $f_c/2^{10} (64\text{ }\mu\text{s})$  | $f_c/2^{14} (1024\text{ }\mu\text{s})$ |
|                                |                                     | 100 (fc/16)          | $f_c/2^7 (8.0\text{ }\mu\text{s})$ | $f_c/2^9 (32\text{ }\mu\text{s})$  | $f_c/2^{11} (128\text{ }\mu\text{s})$ | $f_c/2^{15} (2048\text{ }\mu\text{s})$ |
|                                | 10 (fc/16 CLOCK)                    | XXX                  | $f_c/2^7 (8.0\text{ }\mu\text{s})$ | $f_c/2^9 (32\text{ }\mu\text{s})$  | $f_c/2^{11} (128\text{ }\mu\text{s})$ | $f_c/2^{15} (2048\text{ }\mu\text{s})$ |

xxx: Don't care

( 2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the specified by TAO1MOD.  
The input clock for UC0 is selected from the external clock, the TAO1Npin or one of the  $\phi T1$  to  $\phi T256$ . The clock set to the counter is specified by the values set in TAO1MOD<TAO1CLK1: 0>.  
The input clock for UC1 depends on the operation mode. In timer mode, the input clock is selectable and can be  $\phi T1$ ,  $\phi T16$ ,  $\phi T256$ , or the comparator output (CT1) or TMRAO.  
For each interval timer, the timer operation register bit <TAORUN> and TAO1RUN<TA1RUN> can be used to stop and to control their count up. A reset can also stop the counter.

## (3) Timer registers (TAOREG and TA1REG)

These are 8-bit registers, which can be used to set the value in the timer register TAOREG or TA1REG. When the timer register matches the up counter, the comparator generates a matching detection signal. When the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which has a register buffer and a timer register.

The setting of the bit TA01RUN<TAORDE> determines whether the double buffer structure is enabled or disabled. When <TAORDE> = 0, the double buffer structure is disabled. When <TAORDE> = 1, the double buffer structure is enabled.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a shift trigger occurs in PWM mode, or at the start of the next PPG cycle in PPG mode. Hence the double buffer cannot be used in PPG mode.

A reset initializes <TAORDE> to 0, disabling the double buffer. Write data to the TAOREG to 1, and write the data to the register buffer. Figure 3.7.3 shows the configuration of TAOREG.




Figure 3.7.3 Configuration of TAOREG

Note: The same memory address is allocated to the timer register and the register buffer. When <TAORDE> = 0, the same value is written to the register buffer and the timer register; when <TAORDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TAOREG: 000102H      TA1REG: 000103H

TA2REG: 00010AH      TA3REG: 00010BH

All these registers are write only and cannot be read.

## (4) Comparator (CPO)

The comparator compares the value in an up counter register. If they match, the up counter is interrupted (or INTTA1) is generated. If timer flip-flop is inverted at the same time.

## (5) Timer flip-flop (TA1FF)


The timer flip-flop (TA1FF) is a flip-flop inverted comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by TA1FFCR<TA1FFIE> in the timer flip-flops control register. Writing 01 or 10 to TA1FFCR<TA1FFIE> enables TA1FF to 0. Writing 01 or 10 to TA1FFCR<TA1FFIE> enables TA1FF to 1. Writing 00 to these bits inverts the value of TA1FF. (This is the same as the TA1FF signal.)

The TA1FF signal is output via the TA1OUT pin. When output, the timer flip-flop should be set to 0 by PBPCR, PBFC.



## 3.7.3 SFRs




I2TA01: Operation in IDLE2 mode

TA01PRUN: Run prescaler

TA1RUN: Run timer 1

TA0RUN: Run timer 0

Note: The values of bits 4 to 6 of TA01RUN are undefined when read.



I2TA23: Operation in IDLE2 mode

TA23PRUN: Run prescaler

TA3RUN: Run timer 3

TA2RUN: Run timer 2

Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.7.4 Register for TMRA




Figure 3.7.5 Register for TMRA




Figure 3.7.6 Register for TMRA




Figure 3.7.7 Register for TMRA




Figure 3.7.8 Register for TMRA

3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit timer.

a. Generating interrupts at a fixed interval (Using INTTA1)

To generate interrupts at a fixed interval using TMRA1 (d INTTA1), TMRA1 then set the operation mode, input clock and TA1REG register respectively. Then, enable the TMRA1 counting.

Example: To generate an INTTA1 interrupt every 20  $\mu$ s at  $f_c = 16$  MHz, set each register as follows:

|               |                   |  |     |
|---------------|-------------------|--|-----|
| * Clock state |                   | System clock: High frequency ( $f_c$ )   |     |
|               |                   | Prescaler clock: $f_{PPH}$   |     |
|               | MSB               |  | LSB |
|               | 7 6 5 4 3 2 1 0   |  |     |
| TA01RUN       | ← - - X X - - 0 - | Stop TMRA1 and clear it to 0.  |     |
| TA01MOD       | ← 0 0 X X 1 0 - - | Select 8-bit timer mode and select $\phi T1$ (0.5 $\mu$ s at $f_c = 16$ MHz) as the input clock. |     |
| TA1REG        | ← 0 0 1 0 1 0 0 0 | Set TA1REG to $20 \mu s \div \phi T1 = 40 = 28H$ .   |     |
| INTETA01      | ← X 1 0 1 - - - - | Enable INTTA1 and set it to level 5.   |     |
| TA01RUN       | ← - X X X - 1 1 - | Start TMRA1 counting.  |     |

X: Don't care, -: No change

Select the input clock using Table 3. 7. 2.

Note: The input clocks for TMRA0 and TMRA1 are different from as follows.  
TMRA0: TA0IN input,  $\phi T1$ ,  $\phi T4$  or  $\phi T16$ .  
TMRA1: Match output of TMRA0,  $\phi T1$ ,  $\phi T16$ ,  $\phi T256$ .

- b. Generating a 50% duty ratio square wave pulse  
The state of the timer flip-flop (TA1FF) is inverted status output via the timer output pin (TA1OUT).

Example: To output a 3.0  $\mu$ s square wave pulse from the TA1OUT pin at  $f_c = 16$  MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.

\* Clock state

System clock: High frequency ( $f_c$ )

Clock gear: 1 ( $f_c$ )

Prescaler clock:  $f_{FPH}$

|         | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| TA01RUN | ← | – | X | X | X | – | – | 0 |
| TA01MOD | ← | 0 | 0 | X | X | 0 | 1 | – |
| TA1REG  | ← | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| TA1FFCR | ← | X | X | X | X | 1 | 0 | 1 |
| PBCR    | ← | X | – | – | – | – | X | 1 |
| PBFC    | ← | X | – | – | – | – | X | 1 |
| TA01RUN | ← | – | X | X | X | – | 1 | 1 |

Stop TMRA1 and clear it to 0.

Select 8-bit timer mode and select  $\phi T1$  (0.5  $\mu$ s at  $f_c = 16$  MHz) as the input clock.

Set the timer register to 3.0  $\mu$ s  $\div \phi T1 \div 2 = 3$ .

Clear TA1FF to 0 and set it to invert on the match detects signal from TMRA1.

Set PB1 to function as the TA1OUT pin.

Start TMRA1 counting.

X: Don't care, –: No change




Figure 3.7.9 Square Wave Output Timing Chart (50% duty)

- c. Making TMRA1 count up on the match signal from TMRA0.  
Select 8-bit timer mode, set the comparator output from TMRA0 as the input clock to TMRA1.




Figure 3.7.10 TMRA1 Count Up on Signal from TMRA0

## (2) 16-bit timer mode

Pairing the two 8-bit timers TMRA0 and TMRA1 configures a 16-bit interval timer in which TMRA0 and TMRA1 are set to the same value. To make a 16-bit interval timer in which TMRA0 and TMRA1 are set to the same value, set  $TAO1MOD < TAO1M1: 0 >$  to 01.

In 16-bit timer mode, the overflow output from TMRA0 and TMRA1, regardless of the value set in  $TAO1MOD < TAO1M1: 0 >$ , is the relationship between the timer (Interrupt) cycle and the set value.

Setting example: To generate an INTTA1 interrupt every 0.5 s at  $f_c = 16$  MHz, set the timer registers TA0REG and TA1REG as follows:

\* Clock state

System clock: High frequency ( $f_c$ )  
Clock gear: 1 ( $f_c$ )  
Prescaler clock:  $f_{PPH}$

If  $f_{PPH} = 16$  MHz (16 MHz) is used as the input clock for counter 0, set the value in the registers to 0x00524H; e.g. set TA1REG to 0x00524H and TA0REG to 0x00524H.



The comparator match signal is output from TMRA0 when the up counter UCO matches TA0REG, though the up counter UCO is not cleared.

In the case of the TMRA1 comparator, the match detect signal is output from TMRA1 when the up counter UC1 matches TA1REG. When the match detect signal is output simultaneously from TMRA0 and TMRA1, the up counters UCO and UC1 are cleared. INTTA1 is generated. Also, if inversion is enabled, TA1FF is inverted.

Example: When TA1REG = 0480H and TA0REG = 0080H




Figure 3.7.11 Timer Output by 16-Bit Timer Mode

### (3) 8-bit PPG (Programmable pulse generation) output

Square wave pulses can be generated by frequency and duty ratio. The output pulses may be active-low or active-high used.

TMRA0 outputs pulses on the TA1OUT pin.




Figure 3.7.12 8-Bit PPG Output Waveforms

In this mode a programmable square wave is generated each time the 8-bit up counter (UC0) matches registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter C1 for STMA1 is used in this mode, TA01RUN<TA1RUN> should be set to 1 so that UC1 is set to 1.

Figure 3.7.13 shows a block diagram representing the 8-bit PPG output mode.




Figure 3.7.13 Block Diagram of 8-Bit PPG Output Mode

If the TA0REG double buffer is enabled in this mode, the value in TA0REG will be shifted into TA0REG each time TA1REG matches the up counter.

Use of the double buffer facilitates the handling of varied values.





Figure 3.7.14 Operation of Register Buffer

Example: To generate 1/4 duty 50 kHz pulses (at  $f_c = 16$  MHz):



\* Clock state

System clock: High frequency ( $f_c$ )  
 Clock gear: 1 ( $f_c$ )  
 Prescaler clock:  $f_{PPH}$

Calculate the value, which should be set in the timer.  
 To obtain a frequency of 50 kHz, the period  $T = 1/50 \text{ kHz} = 20 \mu\text{s}$  (at 16 MHz);

$$20 \mu\text{s} \div 0.5 \mu\text{s} = 40$$

Therefore set TA1REG to 40 (28H)

The duty is to be  $1/4$ , so  $20 \mu\text{s} \times 1/4 = 5 \mu\text{s}$

$$5 \mu\text{s} \div 0.5 \mu\text{s} = 10$$

Therefore, set TA1FFCR

|         | 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|---------|-----|---|---|---|---|---|---|---|--|
| TA01RUN | ← 0 | X | X | X | — | 0 | 0 | 0 | Stop TMRA0 and TMRA01 and clear it to 0.                     |
| TA01MOD | ← 1 | 0 | X | X | X | X | 0 | 1 | Set the 8-bit PPG mode, and select $\phi T1$ as input clock. |
| TA0REG  | ← 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Write 0AH.   |
| TA1REG  | ← 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Write 28H.   |
| TA1FFCR | ← X | X | X | X | 0 | 1 | 1 | X | Set TA1FF, enabling both inversion and the double buffer.    |
|         |     |   |   |   |   |   |   |   | Writing 10 provides negative logic pulse.                    |
| PBCR    | ← X | — | — | — | — | X | 1 | — | } Set PB1 as the TA1OUT pin.                                 |
| PBFC    | ← X | — | — | — | — | X | 1 | — |  |
| TA01RUN | ← 1 | X | X | X | — | 1 | 1 | 1 | Start TMRA0 and TMRA01 counting.                             |

X: Don't care, —: No change

(4) 8-bit PWM (Pulse width modulation) output mode

This mode is only valid for TMRAO. In this mode, a Resolution of 8 bits can be output.

When TMRAO is used the PWM pulse is output on the TA1 be used as an 8-bit timer.

The timer output is inverted when the up counter (UPT) timer register TAO1MOD is not 0. When the up counter reaches TAO1MOD (PWM01: 00), the output of the timer is inverted. The up counter is reset to 0 when the timer is reset.

The following conditions must be satisfied before

Value set in TAOREG <sup>n</sup> value set for flow


Value set in  $\mathbb{D}^{\text{AOREG}}$ 

Figure 3.7.15 8-Bit PWM Waveforms

Figure 3. 7. 16 shows a block diagram representing the




Figure 3.7.16 Block Diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will overflow is detected when the TAOREG double buffer is Use of the double buffer and a high resolution duty ratio wave





Figure 3.7.17 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin at  $f_c = 16\text{ MHz}$ :



\* Clock state

- System clock: High frequency ( $f_c$ )
- Clock gear: 1 ( $f_c$ )
- Prescaler clock:  $f_{PPH}$

To achieve a PWM cycle by setting  $T_{on} = 16\text{ MHz}$  :  
 $64.0\text{ }\mu\text{s} = 1282$   
Therefore  $n$  should be set to 7.  
Since the low-level width is 37.0  
set the following value for TAOREG:  
 $37.0\text{ }\mu\text{s} = 744\text{ H}$

|         | MSB |   |   |   |   |   |   | LSB |  |
|---------|-----|---|---|---|---|---|---|-----|--|
|         | 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0   |  |
| TA01RUN | ←   | – | X | X | X | – | – | 0   | Stop TMRA0 and clear it to 0.  |
| TA01MOD | ←   | 1 | 1 | 1 | 0 | – | – | 0   | Select 8-bit PWM mode (cycle: $2^7$ ) and select $\phi T1$ as the input clock. |
| TA0REG  | ←   | 0 | 1 | 0 | 0 | 1 | 0 | 1   | Write 4AH.   |
| TA1FFCR | ←   | X | X | X | X | 1 | 0 | 1   | Clear TA1FF to 0; enable the inversion and double buffer.                      |
| PBCR    | ←   | X | – | – | – | – | X | 1   | } Set PB1 and the TA1OUT pin.  |
| PBFC    | ←   | X | – | – | – | – | X | 1   |  |
| TA01RUN | ←   | 1 | X | X | X | – | 1 | –   | Start TMRA0 counting.  |

X: Don't care, –: No change

Table 3.7.3 PWM Cycle

at  $f_c = 16 \text{ MHz}$ ,  $f_s = 32.768 \text{ kHz}$ 

| Select System Clock<br>Clock<br><SYSCK> | Select Prescaler Clock<br>Clock<br><PRCK1:0> | Gear Value<br><GEAR2:0> | PWM cycle      |         |         |                |         |           |                |         |           |
|---|--|-------------------------|----------------|---------|---------|----------------|---------|-----------|----------------|---------|-----------|
|   |  |                         | 2 <sup>6</sup> |         |         | 2 <sup>7</sup> |         |           | 2 <sup>8</sup> |         |           |
|   |  |                         | ϕT1            | ϕT4     | ϕT16    | ϕT1            | ϕT4     | ϕT16      | ϕT1            | ϕT4     | ϕT16      |
| 1 (fs)                                  | 00<br>(fFPH)                                 | XXX                     | 15.6 ms        | 62.5 ms | 250 ms  | 31.3 ms        | 125 ms  | 500 ms    | 62.5 ms        | 250 ms  | 1000 ms   |
| 0 (fc)                                  |  | 000 (fc)                | 32.0 μs        | 128 μs  | 512 μs  | 64.0 μs        | 256 μs  | 1024 μs   | 128 μs         | 512 μs  | 2048 μs   |
|   |  | 001 (fc/2)              | 64.0 μs        | 256 μs  | 1024 μs | 128 μs         | 512 μs  | 2048 μs   | 256 μs         | 1024 μs | 4096 μs   |
|   |  | 010 (fc/4)              | 128 μs         | 512 μs  | 2048 μs | 256 μs         | 1024 μs | 4096 μs   | 512 μs         | 2048 μs | 8192 μs   |
|   |  | 011 (fc/8)              | 256 μs         | 1024 μs | 4096 μs | 512 μs         | 2048 μs | 8192 μs   | 1024 μs        | 4096 μs | 16.384 ms |
|   |  | 100 (fc/16)             | 512 μs         | 2048 μs | 8192 μs | 1024 μs        | 4096 μs | 16.384 ms | 2048 μs        | 8192 μs | 32.768 ms |
|   | 10<br>(fc/16 clock)                          | XXX                     | 512 μs         | 2048 μs | 8192 μs | 1024 μs        | 4096 μs | 16.384 ms | 2048 μs        | 8192 μs | 32.768 ms |

XXX: Don't care

## (5) Settings for each mode

Table 3.7.4 shows the SFR settings for each mode.

Table 3.7.4 Timer Mode Setting Registers

| Register Name                   | TA01MOD    |                                       |   |  | TA1FFCR  |
|---------------------------------|------------|---------------------------------------|---|--|--|
| <Bit Symbol>                    | <TA01M1:0> | <PWM01:00>                            | <TA1CLK1:0>   | <TA0CLK1:0>  | TA1FFIS  |
| Function                        | Timer Mode | PWM Cycle                             | Upper Timer Input Clock   | Lower Timer Input Clock  | Timer F/F Invert Signal Select                 |
| 8-bit timer $\times$ 2 channels | 00         | —                                     | Lower timer match<br>$\phi T1$ , $\phi T16$ , $\phi T256$<br>(00, 01, 10, 11) | External clock<br>$\phi T1$ , $\phi T4$ , $\phi T16$<br>(00, 01, 10, 11) | 0: Lower timer output<br>1: Upper timer output |
| 16-bit timer mode               | 01         | —                                     | —   | External clock<br>$\phi T1$ , $\phi T4$ , $\phi T16$<br>(00, 01, 10, 11) | —  |
| 8-bit PPG $\times$ 1 channel    | 10         | —                                     | —   | External clock<br>$\phi T1$ , $\phi T4$ , $\phi T16$<br>(00, 01, 10, 11) | —  |
| 8-bit PWM $\times$ 1 channel    | 11         | $2^6$ , $2^7$ , $2^8$<br>(01, 10, 11) | —   | External clock<br>$\phi T1$ , $\phi T4$ , $\phi T16$<br>(00, 01, 10, 11) | —  |
| 8-bit timer $\times$ 1 channel  | 11         | —                                     | $\phi T1$ , $\phi T16$ , $\phi T256$<br>(01, 10, 11)                          | —  | Output disabled                                |

—: Don't care

## ( 6) LCDC and MELODY/ALARM circuit supply mode

This function can operate only TMRA3. It can use source clock TA3 clock generated by TMRA3. And keep

## OPERATE

1. Clock generate by timer 3
2. Clock supply start to <TA3MLDE>
3. Need setup time
4. LCDC or MELODY/ALARM start to operate

## STOP

1. LCDC or MELODY/ALARM stop to operate
2. Clock supply cut off for <TA3MLDE>

|             | 7                               | 6  | 5   | 4  | 3                                 | 2                    | 1   | 0   |
|-------------|---------------------------------|--|---|--|-----------------------------------|----------------------|---|---|
| Bit symbol  | PROTECT                         | TA3LCDE  | AHOLD                                     | TA3MLDE  | HRESET                            | EXTIN                | DRVOSCH   | DRVOSCL   |
| Read/Write  | R                               | R/W  | R/W                                       | R/W  | R/W                               | R/W                  | R/W   | R/W   |
| After reset | 0                               | 0  | 0   | 0  | 0                                 | 0                    | 1   | 1   |
| Function    | Protect flag<br>0: OFF<br>1: ON | LCDC<br>source clock<br>0: 32 kHz<br>1: TA3OUT | Address<br>hold<br>0: Normal<br>1: Enable | Melody/alarm<br>source clock<br>0: 32 kHz<br>1: TA3OUT | HRESET<br>0: Disable<br>1: Enable | 1: External<br>clock | fc oscillator<br>driver ability<br>1: Normal<br>0: Weak | fs oscillator<br>driver ability<br>1: Normal<br>0: Weak |

EMCCR0  
(00E3H)





### 3.8.1 Recommendable Memory Map

The recommendati on l ogic address memory map at the ti  
correspondence is shown in p h y s i c a l 3. 8. 1. A s h a p i s s h o  
3. 8. 2.

However, when memory area is less than 16 Mbytes and i  
section of CS/WAIT control register set m u l t i s not necessar  
Since it is being f i x e d, o t h e r a d d r e s s cannot be changed.  
When SDRAM is used, must locate to LOCAL 1 area.




Figure 3.8.1 Logical Address Map




Figure 3.8.2 Physical Address Map

## 3.8.2 Block Diagram





Figure 3.8.3 Block Diagram of MMU

## 3.8.3 Control Registers

| LOCAL0 Register   |             |   |   |   |   |   |                                |               |
|-------------------|-------------|---|---|---|---|---|--------------------------------|---------------|
| LOCAL0<br>(0350H) |             | 7   | 6 | 5 | 4 | 3 | 2                              | 1 0           |
|                   | Bit symbol  | L0E   |   |   |   |   | L0EA22                         | L0EA21 L0EA20 |
|                   | Read/Write  | R/W   |   |   |   |   | R/W                            |               |
|                   | After reset | 0   |   |   |   |   | 0                              | 0 0           |
|                   | Function    | Use BANK for LOCAL0<br>0: Not use<br>1: Use |   |   |   |   | Setting BANK number for LOCAL0 |               |

| LOCAL1 Register   |             |   |   |   |   |   |                                |               |
|-------------------|-------------|---|---|---|---|---|--------------------------------|---------------|
| LOCAL1<br>(0351H) |             | 7   | 6 | 5 | 4 | 3 | 2                              | 1 0           |
|                   | Bit symbol  | L1E   |   |   |   |   | L1EA23                         | L1EA22 L1EA21 |
|                   | Read/Write  | R/W   |   |   |   |   | R/W                            |               |
|                   | After reset | 0   |   |   |   |   | 0                              | 0 0           |
|                   | Function    | Use BANK for LOCAL1<br>0: Not use<br>1: Use |   |   |   |   | Setting BANK number for LOCAL1 |               |

| LOCAL2 Register   |             |  |   |   |   |   |                                |               |
|-------------------|-------------|--|---|---|---|---|--------------------------------|---------------|
| LOCAL2<br>(0352H) |             | 7  | 6 | 5 | 4 | 3 | 2                              | 1 0           |
|                   | Bit symbol  | L2E  |   |   |   |   | L2EA23                         | L2EA22 L2EA21 |
|                   | Read/Write  | R/W  |   |   |   |   | R/W                            |               |
|                   | After reset | 0  |   |   |   |   | 0                              | 0 0           |
|                   | Function    | Use BANK for LOCAL2<br>0: Disable<br>1: Enable |   |   |   |   | Setting BANK number for LOCAL2 |               |

| LOCAL3 Register   |             |  |   |   |  |   |        |               |
|-------------------|-------------|--|---|---|--|---|--------|---------------|
| LOCAL3<br>(0353H) |             | 7  | 6 | 5 | 4  | 3   | 2      | 1 0           |
|                   | Bit symbol  | L3E  |   |   | L3EA26   | L3EA25  | L3EA24 | L3EA23 L3EA22 |
|                   | Read/Write  | R/W  |   |   | R/W  | R/W   | R/W    | R/W R/W       |
|                   | After reset | 0  |   |   | 0  | 0   | 0      | 0 0           |
|                   | Function    | Use BANK for LOCAL3<br>0: Disable<br>1: Enable |   |   | 01000 to 01011: $\overline{\text{CS2D}}$<br>00000 to 00011: $\overline{\text{CS2B}}$<br>00100 to 00111: $\overline{\text{CS2C}}$ | 01100 to 01111: $\overline{\text{CS2E}}$<br>10000 to 10011: $\overline{\text{CS2F}}$<br>10100 to 10111: $\overline{\text{CS2G}}$<br>11000 to 11111: Set prohibition |        |               |

Figure 3.8.4 Register for LOCAL0 to LOCAL3

#### 3.8.4 Operational Description

Setup bank value and bank use in bank setting register in COMMON area. Moreover, in that case, a CCS/WAIT controller simultaneously sets up mapping. When the LOCAL area, MMU outputs physical address to the bank setting register. Access to external memory becomes possible.

Please do not use as bank that overlaps since this CO overlaps with either of 8 BANKs of LOCAL area on the phy





Figure 3.8.5 (a) H/W Setting Example

At Figure 3.8.5(a), it shows example TMR90C820A and some program ROM: MROM, 16 Mbyte, data ROM: MROM, 64 Mbyte, d  
8-bit bus, display RAM: SDRAM, 16 Mbytes.

In case of 16-bit bus memory controller, 1-chip, 16-bit address bus for  
and 8-bit bus case, data rate is 100MB/s. (TYPICAL)

In that figure, logical addresses are shown. And each memory chip selects its own address. Program memory is connected to EA24 and EA0. Data memory is connected to EA24 and EA0. In case of this example, as data memory is not connected to EA0, it is not possible to access the program memory.

Initial condition after reset, because TMP91C820A accesses program ROM. It can set free setting except program ROM.

```

;Initial Setting
;CS0
    LD    (MSAR0),00H    ; Logical address area: 000000H to 1FFFFFFH
    LD    (MAMR0),FFH    ; Logical address size: 2 Mbytes
    LD    (B0CS),89H     ; Condition: 8 bits, 1 wait (8 Mbytes, SRAM)
;CS1
    LD    (MSAR1),40H    ; Logical address area: 400000H to 5FFFFFFH
    LD    (MAMR1),FFH    ; Logical address size: 4 Mbytes
    LD    (B1CS),83H     ; Condition: 16 bits, 0 waits (16 Mbytes, SDRAM)
;CS2
    LD    (MSAR2),C0H    ; Logical address area: C00000H to FFFFFFFH
    LD    (MAMR2),7FH    ; Logical address size: 4 Mbytes
    LD    (B2CS),C3H     ; Condition: 16 bits, 0 waits (16 Mbytes, MROM)
;CS3
    LD    (MSAR3),80H    ; Logical address area: 800000H to BFFFFFFH
    LD    (MAMR3),7FH    ; Logical address size: 4 Mbytes
    LD    (B3CS),85H     ; Condition: 16 bits, 3 waits (64 Mbytes, MROM)
;CSX
    LD    (BEXCS),00H    ; Other: 16 bits, 2 waits (Don't care)
;Port
    LD    (P6FC),3FH     ; CS0 to CS3, EA24, EA25: port 6 setting
    LD    (P6FC2),02H    ; CS1 → SDCS setting
to
    LDW   (PZCR),0707H   ; HWR, WR, RD
    LD    (PFFC),7FH     ; PF [6:0] = SDRAM control
    LD    (SDACR),0ADH   ; Add-MUX enable, 128-M select
to
                                ; SDRAM setup time

    LD    (SDACR),06DH   ; Add MUX enable, 128-M select
    LD    (SDRCR),01H    ; Interval refresh

```

Figure 3.8.6 (b) Bank Operation S/W Example 1

Secondly, it shows example of initial setting at Figure 3.8.6 (b). Because connect to RAM: 8-bit bus, 8 Mbytes, 16-bit bus. At this set 1-wait setting CS1 in the 16-bit bus and 0-wait, bus and 1-wait CS, set 16-bit bus and 3 waits.

By CS/WAIT controller, each chip is not recognized, don't set memory size, need to calculate that size: fitting to each local address is set by BANK register setting.

CSEX setting of CS/WAIT controller is except above CS example isn't used CSEX setting.

Finally pin condition is set CS, PORT CS, EA24, EA25 and SDRAM condition.




Figure 3.8.7 (c) BANK Operation S/W Example 2

Here shows examples of data access between one BANK and other BANK. For one software example. A dot line square area shows one memory bank. CS2's program ROM and data ROM. Program start from E00000H address to BANK register of LOCAL3 area upper 5-bit address of address. In case of this example, because most upper address bit of address is same, upper address bit of BANK register bit 5-bit address means same address. After setting CS2 BANK5, 800000H to BFFFFFFH address, actually access to physical 1400000H to 1700000H address.






Figure 3.8.8 (d) Bank Operation S/W Example 3

At Figure 3. 8. 8 (d), it shows example of program jump. In the same way with before example, to 05200000H and ROM and CS1s (SDCS) SDRAM. Program starts COMMON and E00000H, firstly BANK register of LOCAL2 area upper 3-bit address of jump. After setting BANK1, jump from E00000H to 05200000H. Logical LOCAL actually jump to physical address 2000000H when FF FF FF FF can only jump to E00000H to FF FF FF FF. BANK of LOCAL2 area. By a way of setting of BANK register, the setting that BANK conflict with this possible here. When it is used, COMMON area exist, management of BANK is confused. We recommend not address and COMMON address conflict with.

When using LCD display data from SDRAM, it is a danger to COMMON area in SDRAM. Because of, LCD displays DMA occur at sync changed, you do are only COMMON area.

It is a mark paid attention to here, it needs to go by way moves from a BANK to a BANK. In other words, it must write COMMON area and it prohibits writing the BANK registers bank register's data in BANK area, program runaway.

Please do not set Bank function of RAMMUT. This is because read display data is not controlled by the CPU. Therefore if LCD displaying, it cannot display all data in some area.

### 3.9 Serial Channels

TMP91C820A includes three channels. For each channel, the mode is selected by the **MODE** pin (Asynchronous transmission (UART) or Synchronous transmission (IrDA)). Channel 2 can be selected only in UART mode.)

- IrDA interface mode: For transmitting and receiving data in IrDA mode. Synchronizing signal SCLK for external devices is not required.
- UART mode
  - Mode 1: 7-bit data
  - Mode 2: 8-bit data
  - Mode 3: 9-bit data

In mode 1 and mode 2, a parity bit is not used. In mode 3, a parity bit is used. Mode 3 has a wake-up function for master control. Control starts via a serial link (A multi-channel operation is not supported). Figure 3.9.2, 3.9.3, 3.9.4, and 3.9.5 show the block diagram for each channel.

Each channel can be used independently.

Each channel operates in the same fashion except for the operation of channel 0 is explained below.


Table 3.9.1 Differences between Channels 0 to 2

|           | Channel 0                                    | Channel 1                                    | Channel 2                |
|-----------|--|--|--------------------------|
| Pin name  | TXD0 (PC0)<br>RXD0 (PC1)<br>CTS0/SCLK0 (PC2) | TXD1 (PC3)<br>RXD1 (PC4)<br>CTS1/SCLK1 (PC5) | TXD2 (PB0)<br>RXD2 (PB1) |
| IrDA mode | Yes  | No   | No                       |



This chapter contains the following sections:

- 3.9.1 Block Diagrams
- 3.9.2 Operation of Each Circuit
- 3.9.3 SFRs
- 3.9.4 Operation in Each Mode
- 3.9.5 Support for IrDA


- Mode 0 (I/O interface mode)





- Mode 1 (7-bit UART mode)



- Mode 2 (8-bit UART mode)



- Mode 3 (9-bit UART mode)



When bit8 = 1, address (Select code) is denoted.  
When bit8 = 0, data is denoted.

Figure 3.9.1 Data Formats

## 3.9.1 Block Diagrams

Figure 3.9.2 is a block diagram representing serial channel 0.




Figure 3.9.2 Block Diagram of the Serial Channel 0




Figure 3.9.3 Block Diagram of the Serial Channel 1




Figure 3.9.4 Block Diagram of the Serial Channel 2

3.9.2 Operation of Each Circuit

( 1 ) Prescaler , prescaler clock selects

There is a 6-bit prescaler clock select bit in the SYSCR<PRCK1: 0> field. By setting the SYSCR<PRCK1: 0> field, the prescaler can be run by selecting internal clock or external clock.

Table 3.9.2 shows prescaler clock resolution to baud rate generator.

Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator

| Select System Clock<br>Clock<br><SYSCK> | Select Prescaler Clock<br>Clock<br><PRCK1:0> | Gear Value<br><GEAR2:0> | Prescaler Output Clock Resolution |                   |                    |                    |
|---|--|-------------------------|-----------------------------------|-------------------|--------------------|--------------------|
|   |  |                         | ϕT0                               | ϕT2               | ϕT8                | ϕT32               |
| 1 (fs)                                  | 00<br>(fFPH)                                 | XXX                     | fs/2 <sup>2</sup>                 | fs/2 <sup>4</sup> | fs/2 <sup>6</sup>  | fs/2 <sup>8</sup>  |
| 0 (fc)                                  |  | 000 (fc)                | fc/2 <sup>2</sup>                 | fc/2 <sup>4</sup> | fc/2 <sup>6</sup>  | fc/2 <sup>8</sup>  |
|   |  | 001 (fc/2)              | fc/2 <sup>3</sup>                 | fc/2 <sup>5</sup> | fc/2 <sup>7</sup>  | fc/2 <sup>9</sup>  |
|   |  | 010 (fc/4)              | fc/2 <sup>4</sup>                 | fc/2 <sup>6</sup> | fc/2 <sup>8</sup>  | fc/2 <sup>10</sup> |
|   |  | 011 (fc/8)              | fc/2 <sup>5</sup>                 | fc/2 <sup>7</sup> | fc/2 <sup>9</sup>  | fc/2 <sup>11</sup> |
|   |  | 100 (fc/16)             | fc/2 <sup>6</sup>                 | fc/2 <sup>8</sup> | fc/2 <sup>10</sup> | fc/2 <sup>12</sup> |
|   | 10<br>(fc/16 clock)                          | XXX                     | –                                 | fc/2 <sup>8</sup> | fc/2 <sup>10</sup> | fc/2 <sup>12</sup> |

X: Don't care, -: Cannot be used

The baud rate generator selects  $\phi T0$ ,  $\phi T2$ ,  $\phi T8$ , or  $\phi T32$  clock among the prescaler outputs.



## (2) Baud rate generator

The baud rate generator generates a transmission clock which is a clock that determines the transfer rate of the serial data.

The input clock to the baud rate generator is generated by the 6-bit prescaler which is shared by the input clock using the BROCR<BROCK1:0> field in the baud rate generator.

The baud rate generator divides a frequency by 1 or  $(N-K)/16$  or 16 values, determining the transfer rate.

The transfer rate is set by BROCR<BROADDE, BROADD<BROK3:0>.

- In UART mode

- (1) When BROCR<BROADDE>

The settings BROADD<BROK3:0> divide the baud rate generator clock by N, which is set in BROCR<BROK3:0> (N = 1, 2, 3, ..., 16).

- (2) When BROCR<BROADDE>

The  $N(16-K)/16$  division function is enabled. The baud rate generator divides the selected prescaler clock by N, which is set in BROCR<BROK3:0> (N = 1, 2, 3, ..., 16) and the value of K set in BROCR<BROK3:0> (K = 1, 2, 3, ..., 15).

Note: If N = 1 or N = 16, the  $N(16-K)/16$  division function is disabled. Set BROCR<BROADDE> to 0.

- In I/O interface mode

The  $N(16-K)/16$  division function is not available. Set BROCR<BROADDE> to 0 before dividing by N.

The method for calculating the transfer rate which is used is explained below.

- In UART mode

$$\text{Baud rate} = \frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator} \times 16}$$

- In I/O interface mode

$$\text{Baud rate} = \frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator} \times 2}$$

- Integer divider (N divider)

For example, when the source clock frequency is 12.288 MHz and the frequency divider is 5 (BROCR < BROADD < BROK3:0> = 5), the frequency divider is 5 and the baud rate in UART mode is as follows:

\* Clock state

|                  |                     |
|------------------|---------------------|
| System clock:    | High frequency (fc) |
| Clock gear:      | 1 (fc)              |
| Prescaler clock: | System clock        |

$$\text{Baud rate} = \frac{f_c / 16}{5}$$

$$= 12.288 \div 16 \div 5 = 9600 \text{ (bps)}$$

Note: The N + (16 - K)/16 division function is disabled and setting BROADD < BROK3:0> is invalid.

- N + (1 - K) / 16 divider (Only UART mode)

Accordingly, when the source clock frequency is 4.8 MHz and the frequency divider is 7 (BROCR < BROADD < BROK3:0> = 7), the frequency divider is 7 and the baud rate in UART mode is as follows:

\* Clock state

|                  |                     |
|------------------|---------------------|
| System clock:    | High frequency (fc) |
| Clock gear:      | 1 (fc)              |
| Prescaler clock: | System clock        |

$$\text{Baud rate} = \frac{f_c / 4}{7 + (1 - 3) / 16}$$

$$= 4.8 \div 4 \div (7 + 1/16) = 9600 \text{ (bps)}$$

Table 3.9.3, 3.9.4 shows UART mode transfer rates.

Additionally, the external clock input is available in channels 0, 1). The method for calculating the baud rate is as follows:

- In UART mode

Baud rate = external clock input frequency

It is necessary to satisfy (External clock input cycle) × 4 / fck

- In I/O interface mode

Baud rate = external clock input frequency

It is necessary to satisfy (External clock input cycle) × 16 / fck

Table 3.9.3 Transfer Rate Selection  
(When baud rate generator is used and BR0CR<BR0ADDE> = 0)

| fc [MHz]  | Input Clock       |  | Unit (kbps) |           |           |            |
|-----------|-------------------|--|-------------|-----------|-----------|------------|
|           | Frequency Divider |  | $\phi T0$   | $\phi T2$ | $\phi T8$ | $\phi T32$ |
| 9.830400  | 2                 |  | 76.800      | 19.200    | 4.800     | 1.200      |
|           | 4                 |  | 38.400      | 9.600     | 2.400     | 0.600      |
|           | 8                 |  | 19.200      | 4.800     | 1.200     | 0.300      |
|           | 0                 |  | 9.600       | 2.400     | 0.600     | 0.150      |
| 12.288000 | 5                 |  | 38.400      | 9.600     | 2.400     | 0.600      |
|           | A                 |  | 19.200      | 4.800     | 1.200     | 0.300      |
| 14.745600 | 3                 |  | 76.800      | 19.200    | 4.800     | 1.200      |
|           | 6                 |  | 38.400      | 9.600     | 2.400     | 0.600      |
|           | C                 |  | 19.200      | 4.800     | 1.200     | 0.300      |

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

Table 3.9.4 Selection of Transfer Rate  
(When TMRA0 with input clock  $\phi T1$  is used)

| TA0REG0 | Unit (kbps) |        |            |       |           |
|---------|-------------|--------|------------|-------|-----------|
|         | 12.288 MHz  | 12 MHz | 9.8304 MHz | 8 MHz | 6.144 MHz |
| 1H      | 96          |        | 76.8       | 62.5  | 48        |
| 2H      | 48          |        | 38.4       | 31.25 | 24        |
| 3H      | 32          | 31.25  |            |       | 16        |
| 4H      | 24          |        | 19.2       |       | 12        |
| 5H      | 19.2        |        |            |       | 9.6       |
| 8H      | 12          |        | 9.6        |       | 6         |
| AH      | 9.6         |        |            |       | 4.8       |
| 10H     | 6           |        | 4.8        |       | 3         |
| 14H     | 4.8         |        |            |       | 2.4       |

Method for calculating the transfer rate (when TMRA0 is used):

$$\text{Transfer rate} = \frac{\text{Clock frequency determined by SYSCR0<PRCK1:0>}}{\text{TA0REG} \times 2^3 \times 16}$$

↑  
(when TMRA0 (Input clock  $\phi T1$ ) is used)

Note 1: The TMRA0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

## (3) Serial clock generation circuit

This circuit generates the basic clock for transmission and reception.

- In I/O interface mode

In SCLK output mode with the setting SCOCR<SCLKS>=0, the SCLK clock is generated by dividing the output of the internal oscillator by 2, as previously.

In SCLK input mode with the setting SCOCR<SCLKS>=1, the falling edge will be detected according to the SCLK pin, and the internal oscillator will be used to generate the basic clock.

- In UART mode

The SCOMODO<SC1: 0> selects whether the internal baud rate generator or the external clock (SCLKO) is used to generate the SCLK clock. The internal system clock is used when SCOMODO=0, and the external clock is used when SCOMODO=1.

## (4) Receiving counter

The receiving counter counts the number of bits in UART mode. It counts up the pulses of the SCLK clock. It takes 8 bits of data; each data bit is sampled three times in three clock cycles.

The value of the data bit is determined from the majority rule.

For example, if the data bits sampled are 0 and 1 on 7th and 9th clock cycles, the received data bit is 1. If the data bits sampled are 0 and 1 on 7th and 9th clock cycles, the received data bit is 0.

## (5) Receiving control

- In I/O interface mode

In SCLK output mode with the setting SCOCR<SCLKS>=0, the SCLK clock is sampled on the rising or falling edge of the shift register, according to the SCLK pin, according to the SCOCR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<SCLKS>=1, the SCLK clock is sampled on the rising or falling edge of the SCLK pin, according to the SCOCR<SCLKS> setting.

- In UART mode

The receiving control block has a circuit, which uses the majority rule. Received bits are sampled three times in three clock cycles. If the three samples are 0, the data bit is 0, and if the three samples are 1, the data bit is 1. The operation commences.

The values of the data bits that are received are determined by the majority rule.

## (6) The receiving buffers

To prevent overrun errors, the receiving buffers structure.

Received data is stored one bit at a time in receive register). When 7 bits or 8 bits of data have been stored, data is transferred to receiving buffer 2 (SCOBUF). When buffer 2 is full, a receive buffer overflow error is generated. The CPU only reads receiving buffer 2. When the CPU reads receiving buffer 2 (SCOBUF), the received data is transferred to the CPU. However, unless receiving buffer 2 (SCOBUF) is read, the received data is not transferred to the CPU. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 are preserved.

SCOCR<RB8> is used to store either the parity bit or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the SIO is set by setting SCOMODO<WU> to 1; in this mode INTRXO interrupt is generated when the value of SCOCR<RB8> is 1.

## (7) Transmission counter

The transmission counter is a 4-bit binary counter which, like the receiving counter, counts the SIOCLK generated every 16 SIOCLK clock pulses.




Figure 3.9.5 Generation of the Transmission Clock

## (8) Transmission control

- In I/O interface mode

In SCLK output mode with the setting SCOCR<SCCLKS>=1, the transmission buffer is output one bit at a time on the falling edge of the shift clock which is output on the SCLK pin. The setting SCOCR<SCCLKS>=0 is not used.

In SCLK input mode with the setting SCOCR<SCCLKS>=0, the transmission buffer is output one bit at a time on the falling edge of the SCLKO input, according to the setting SCOCR<SCCLKS>=0.

- In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the transmission shift clock TXDSFT.

### Handshake function

Serial channels  $\overline{\text{CTS}}$  pin. Use of this pin allows data in units of one frame; thus, overrun errors can be avoided. The  $\overline{\text{CTS}}$  pin is enabled or disabled by the SCOMOD<CT

When the  $\overline{\text{CTS}}$  pin goes high on completion of the current transmission, it is held high until the next transmission. However, if an interrupt is generated, data is sent to the next transmission. The new data is written in the transmission buffer and the transmission is halted.

Though the  $\overline{\text{CTS}}$  pin is a handshake function, it can be used as a general-purpose I/O pin by setting any port as  $\overline{\text{CTS}}$ . The  $\overline{\text{CTS}}$  pin should be output high to request send data and it is completed by software interrupt routine.





Figure 3.9.6 Handshake Function



Note 1: If the  $\overline{\text{CTS}}$  signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the  $\overline{\text{CTS}}$  signal has fallen.

Figure 3.9.7  $\overline{\text{CTS}}$  (Clear to send) Timing

## (9) Transmission buffer

The transmission buffer (SCBUF) is a shift register that transmits data written from the CPU for each bit (LSB) in order. When data is shifted out, the transmission buffer generates an interrupt.

## (10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, parity can be added to transmitted and received data. Parity can be added in 8-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register selects parity to be selected.

In the case of transmission, parity generated when data is shifted out to the transmission buffer SCBUF. The data is transferred to SCBUF<TB7> in 7-bit UART mode or in 8-bit UART mode. SCOCR<PE> and SCOCR<EVEN> determine whether data is written to the transmission buffer.

In the case of receiving, data is shifted into the reception buffer 2 (SCBUF) after the data has been transferred to SCBUF, and compared with SCOCR<RB7> in 7-bit UART mode or with SCOCR<RB7> in 8-bit UART mode. If they are not equal, a parity error is generated and an interrupt is generated.

## (11) Error flags

Three error flags are provided to increase the reliability of data transfer.

## 1. Overrun error &lt;OERR&gt;

If all the bits of the next data item have been received but the previous valid data still remains stored in the reception buffer, an overrun error is generated.

(INTRX interrupt routine)

1) Read reception buffer

2) Read error flag

3) If <OERR>

then

a) Set to disable receiving (Write 0 to SCOMOD0<RXE>)

b) Wait to terminate current frame

c) Read reception buffer

d) Read error flag

e) Set to enable receiving (Write 1 to SCOMOD0<RXE>)

f) Request to transmit again

4) Other

## 2. Parity error &lt;PERR&gt;

The parity generated from the data in the reception buffer 2 (SCBUF) is compared with the parity bit received via the RX pin. If they are not equal, a parity error is generated.

## 3. Framing error &lt;FERR&gt;

The stop bit for the received data is sampled through the RX pin. If the majority of the samples are 0, a framing error is generated.

## ( 1 2 ) T i m i n g g e n e r a t i o n

## a. I n U A R T m o d e

## R e c e i v i n g

| Mode                 | 9 Bits<br>(Note)             | 8 Bits + Parity<br>(Note)          | 8 Bits, 7 Bits + Parity, 7 Bits |
|----------------------|------------------------------|------------------------------------|---------------------------------|
| Interrupt timing     | Center of last bit<br>(Bit8) | Center of last bit<br>(Parity bit) | Center of stop bit              |
| Framing error timing | Center of stop bit           | Center of stop bit                 | Center of stop bit              |
| Parity error timing  | —                            | Center of last bit<br>(Parity bit) | Center of stop bit              |
| Overrun error timing | Center of last bit<br>(Bit8) | Center of last bit<br>(Parity bit) | Center of stop bit              |

Note: In 9 bits and 8 bits + parity modes, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

## T r a n s m i t t i n g

| Mode             | 9 Bits                                 | 8 Bits + Parity                        | 8 Bits, 7 Bits + Parity, 7 Bits        |
|------------------|--|--|--|
| Interrupt timing | Just before stop bit is<br>transmitted | Just before stop bit is<br>transmitted | Just before stop bit is<br>transmitted |

## b . I / O i n t e r f a c e

|                                     |                  |  |
|-------------------------------------|------------------|--|
| Transmission<br>interrupt<br>timing | SCLK output mode | Immediately after last bit data.<br>(See figure 3.9.25)  |
|                                     | SCLK input mode  | Immediately after rise of last SCLK signal rising mode, or<br>immediately after fall in falling mode. (See figure 3.9.26)      |
| Receiving<br>interrupt<br>timing    | SCLK output mode | Timing used to transfer received to data receive buffer 2 (SC0BUF)<br>(e.g., immediately after last SCLK). (See figure 3.9.27) |
|                                     | SCLK input mode  | Timing used to transfer received data to receive buffer 2 (SC0BUF)<br>(e.g., immediately after last SCLK). (See figure 3.9.28) |



## 3.9.3 SFRs




Figure 3.9.8 Serial Mode Control Register (Channel 0, SC0MOD0)




Figure 3.9.9 Serial Mode Control Register (Channel 1, SC1MOD0)






Figure 3.9.10 Serial Mode Control Register (Channel 2, SC2MOD0)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit testing instruction.

Figure 3.9.11 Serial Control Register (Channel 0, SC0CR)




Note: As all error flags are cleared after reading, do not test only a single bit with a bit testing instruction.

Figure 3.9.12 Serial Control Register (Channel 1, SC1CR)


SC2CR  
(0211H)

|             | 7                  | 6                           | 5  | 4                     | 3      | 2       | 1                    | 0                    |
|-------------|--------------------|-----------------------------|--|-----------------------|--------|---------|----------------------|----------------------|
| Bit symbol  | RB8                | EVEN                        | PE   | OERR                  | PERR   | FERR    | –                    | –                    |
| Read/Write  | R                  | R/W                         |  | R (Cleared to 0 when) |        |         | R/W                  |                      |
| After reset | Undefined          | 0                           | 0  | 0                     | 0      | 0       | 0                    | 0                    |
| Function    | Received data bit8 | Parity<br>0: Odd<br>1: Even | Parity addition<br>0: Disable<br>1: Enable | 1: Error              |        |         | Always fixed to "0". | Always fixed to "0". |
|             |                    |                             |  | Overrun               | Parity | Framing |                      |                      |



Note: As all error flags are cleared after reading, do not test only a single bit with a bit testing instruction.


Figure 3.9.13 Serial Control Register (Channel 2, SC2CR)



The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function. Don't use in I/O interface mode.

Note2: Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when +(16-K)/16 division function is used.

Figure 3.9.14 Baud Rate Generator Control (Channel 0, BR0CR, BR0ADD)



Note1: Availability of +(16-K)/16 division function


| N       | UART mode | I/O mode |
|---------|-----------|----------|
| 2 to 15 | ○         | ×        |
| 1, 16   | ×         | ×        |

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function. Don't use in I/O interface mode.

Note2: Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used.

Figure 3.9.15 Baud Rate Generator Control (Channel 1, BR1CR, BR1ADD)






Note1: Availability of +(16-K)/16 division function

| N       | UART mode | I/O mode |
|---------|-----------|----------|
| 2 to 15 | ○         | ×        |
| 1, 16   | ×         | ×        |

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function. Don't use in I/O interface mode.

Note2: Set BR2CR <BR2ADDE> to 1 after setting K (K = 1 to 15) to BR2ADD<BR2K3:0> when +(16-K)/16 division function is used.

Figure 3.9.16 Baud Rate Generator Control (Channel 2, BR2CR, BR2ADD)




Note: Prohibit read-modify-write for SC0BUF.

Figure 3.9.17 Serial Transmission/Receiving Buffer Registers (Channel 0, SC0BUF)

|                    |             |                            |                              |   |   |   |   |   |   |
|--------------------|-------------|----------------------------|------------------------------|---|---|---|---|---|---|
| SC0MOD1<br>(0205H) |             | 7                          | 6                            | 5 | 4 | 3 | 2 | 1 | 0 |
|                    | Bit symbol  | I2S0                       | FDPX0                        |   |   |   |   |   |   |
|                    | Read/Write  | R/W                        | R/W                          |   |   |   |   |   |   |
|                    | After reset | 0                          | 0                            |   |   |   |   |   |   |
|                    | Function    | IDLE2<br>0: Stop<br>1: Run | Duplex<br>0: Half<br>1: Full |   |   |   |   |   |   |

Figure 3.9.18 Serial Mode Control Register 1 (Channel 0, SC0MOD1)




Note: Prohibit read-modify-write for SC1BUF.

Figure 3.9.19 Serial Transmission/Receiving Buffer Registers (Channel 1, SC1BUF)

|                    |             |                            |                              |   |   |   |   |   |   |
|--------------------|-------------|----------------------------|------------------------------|---|---|---|---|---|---|
| SC1MOD1<br>(020DH) |             | 7                          | 6                            | 5 | 4 | 3 | 2 | 1 | 0 |
|                    | Bit symbol  | I2S1                       | FDPX1                        |   |   |   |   |   |   |
|                    | Read/Write  | R/W                        | R/W                          |   |   |   |   |   |   |
|                    | After reset | 0                          | 0                            |   |   |   |   |   |   |
|                    | Function    | IDLE2<br>0: Stop<br>1: Run | Duplex<br>0: Half<br>1: Full |   |   |   |   |   |   |

Figure 3.9.20 Serial Mode Control Register 1 (Channel 1, SC1MOD1)



Note: Prohibit read-modify-write for SC2BUF.

Figure 3.9.21 Serial Transmission/Receiving Buffer Registers (Channel 2, SC2BUF)

|                    |             |                            |                              |   |   |   |   |   |   |
|--------------------|-------------|----------------------------|------------------------------|---|---|---|---|---|---|
| SC2MOD1<br>(0215H) |             | 7                          | 6                            | 5 | 4 | 3 | 2 | 1 | 0 |
|                    | Bit symbol  | I2S2                       | FDPX2                        |   |   |   |   |   |   |
|                    | Read/Write  | R/W                        | R/W                          |   |   |   |   |   |   |
|                    | After reset | 0                          | 0                            |   |   |   |   |   |   |
|                    | Function    | IDLE2<br>0: Stop<br>1: Run | Duplex<br>0: Half<br>1: Full |   |   |   |   |   |   |

Figure 3.9.22 Serial Mode Control Register 1 (Channel 2, SC2MOD1)

3.9.4 Operation in Each Mode

( 1 ) Mode O ( I / O interface mode )

This mode allows an increase in the number of I / O ports by using the shift register. This mode includes the SCLK output mode to output SCLK input mode to input external synchronous clock




Figure 3.9.23 SCLK Output Mode Connection Example




Figure 3.9.24 Example of SCLK Input Mode Connection

a. Transmission

In SCLK output mode 8-bit data and a synchronous TXD0 and SCLK0 pins respectively each time the C transmission buffer. When all data is output, I generate the INTTX0 interrupt.




Figure 3.9.25 Transmitting Operation in I/O Interface Mode (SCLK0 output mode)  
(Channel 0)

In SCLK input mode, 8-bit data is output on the TXD0 pin. TXD0 input becomes active after the data has been transmitted to the CPU.

When all data is output, INTESO<ITXOC> will be generated as an interrupt.




Figure 3.9.26 Transmitting Operation in I/O Interface Mode (SCLK0 input mode)  
(Channel 0)

## b. Receiving

In SCLK output mode, the synchronous clock is output and the data is shifted to the receiving buffer. When the receive interrupt (INTES0<IRXOC>) is cleared by reading data. When 8-bit data is received, the data will be read by reading (SCODBUF2) according to the timing shown below. On the other hand, INTES0<IRXOC> will generate an interrupt.

The outputting for the first SCLK0 starts by setting




Figure 3.9.27 Receiving Operation in I/O Interface Mode (SCLK0 output mode)  
(Channel 0)

In SCLK input mode, the data is shifted to receive buffer. When the receive interrupt becomes active after the receive interrupt is cleared by reading the received data. When 8-bit data is received, the data will be read by reading (SCODBUF2) according to the timing shown below. On the other hand, INTES0<IRXOC> will generate an interrupt.




Figure 3.9.28 Receiving Operation in I/O Interface Mode (SCLK0 input mode)  
(Channel 0)

Note: The system must be put in the receive enable state (SCMOD0<RXE> = 1) before data can be received.

## c. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the interrupt enable the level of transmit interrupt. In the transmit buffer before setting the next transmit data.

The example is following.

Example: Channel 0, SCLK output

Baud rate = 9600 bps

$f_{\text{clk}} = 14.7456 \text{ MHz}$

\* Clock state

System clock: High frequency ( $f_{\text{c}}$ )  
 Clock gear: 1 ( $f_{\text{c}}$ )  
 Prescaler clock:  $f_{\text{PPH}}$

## Main routine

|         | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| INTES0  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| PCCR    | — | — | — | — | — | 1 | 0 | 1 |
| PCFC    | — | — | — | — | — | 1 | — | 1 |
| SC0MOD0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SC0MOD1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| SC0CR   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BR0CR   | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| SC0MOD0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| SC0BUF  | * | * | * | * | * | * | * | * |

Set the INTTX0 level to 1.

Set the INTRX0 level to 0.

Set PC0, PC1 and PC2 to function as the TXD0, RXD0 and SCLK0 pins respectively.

Select I/O interface mode.

Select full duplex mode.

SCLK\_out, transmit on negative edge, receive on positive edge.

Baud rate = 9600 bps.

Enable receiving.

Set the transmit data and start.

## INTTX0 interrupt routine

Acc SC0BUF

Read the receiving buffer.

SC0BUF \* \* \* \* \*

Set the next transmit data.


X: Don't care, —: No change

## ( 2 ) Mode 1 ( 7 - b i t U A R T m o d e )

7 - b i t U A R T m o d e i s s e l e c t e d b y s e t t i n g t h e s e r i a l S C O M O D O < S M 1 : 0 > f i e l d t o 0 1 .

I n t h i s m o d e a p a r i t y b i t c a n b e a d d e d . U s e e n a b l e d o r t h e s e t t i n g o f t h e s e r i a l S C O C R < P E > b i t t o d e t e r m i n e w h e t h e r e v e n o r o d d p a r i t y w i l l b e u s e d i s d e t e r m i n e d b y t h e S C O C R < P E > i s s e t t o 1 ( E n a b l e d ) .

E x a m p l e : W h e n t r a n s m i t t i n g d a t a o f t h e f o l l o w i n g f o r m , b e s e t a s d e s c r i b e d b e l o w . T h i s a p p l i e s t o c h a n n e l 0 .



\* Clock state

System clock: High frequency (fc)  
Clock gear: 1 (fc)  
Prescaler clock: System clock


|        | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|--------|---|---|---|---|---|---|---|---|--|
| PCCR   | ← | — | — | — | — | — | — | 1 | } Set PC0 to function as the TXD0 pin.                       |
| PCFC   | ← | — | — | — | — | — | — | 1 |  |
| SCOMOD | ← | X | 0 | — | X | 0 | 1 | 0 | Select 7-bit UART mode.                                      |
| SCOCR  | ← | X | 1 | 1 | X | X | X | 0 | Add even parity.   |
| BR0CR  | ← | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Set the transfer rate to 2400 bps.                           |
| INTES0 | ← | 1 | 1 | 0 | 0 | — | — | — | Enable the INTTX0 interrupt and set it to interrupt level 4. |
| SC0BUF | ← | * | * | * | * | * | * | * | Set data for transmission.                                   |

X: Don't care, —: No change

## ( 3 ) Mode 2 ( 8 - b i t U A R T m o d e )

8 - b i t U A R T m o d e i s s e l e c t e d b y s e t t i n g t h e s e r i a l S C O M O D O < S M 1 : 0 > f i e l d t o 1 0 . I n t h i s m o d e a p a r i t y b i t c a n b e a d d e d ( U s e e n a b l e d o r d i s a b l e d b y t h e s e r i a l S C O C R < P E > ) ; w h e t h e r e v e n p a r i t y o r o d d p a r i t y i s d e t e r m i n e d b y t h e S C O C R < E V E N > s e t t i n g w h e n S C O C R < P E > i s s e t t o 1 ( E n a b l e d ) .

E x a m p l e : W h e n r e c e i v i n g d a t a o f t h e f o l l o w i n g f o r m , b e s e t a s d e s c r i b e d b e l o w .





\* Clock state

System clock: High frequency (fc)  
 Clock gear: 1 (fc)  
 Prescaler clock: System clock

## Main settings

|        | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---|---|---|---|---|---|---|
| PCCR   | ← | - | - | - | - | - | 0 | - |
| SC0MOD | ← | - | 0 | 1 | X | 1 | 0 | 0 |
| SC0CR  | ← | X | 0 | 1 | X | X | X | 0 |
| BR0CR  | ← | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| INTES0 | ← | - | - | - | - | 1 | 1 | 0 |

Set PC1 to function as the RXD0 pin.

Enable receiving in 8-bit UART mode.

Add even parity.

Set the transfer rate to 9600 bps.

Enable the INTRX0 interrupt and set it to interrupt level 4.

## Interrupt processing

Acc ← SC0CR AND 00011100  
 if Acc ≠ 0 then ERROR  
 Acc ← SC0BUF

Check for errors.

Read the received data.

X: Don't care, -: No change


## (4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SCOMODO < SM1 > bit cannot be added.

In the case of transmission the MSB (9th bit) is written. In the case of receiving it is stored in SC0CR < RB8 >. When the MSB is read or written first, before the rest of the 8 bits.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controller is selected by setting SCOMODO < WU > to 1. The interrupt INTRX0 occurs only when the TXD pin of the slave controller is in open-drain output mode.




Note: The TXD pin of each slave controller must be in open-drain output mode.


Figure 3.9.29 Serial Link Using Wakeup Function

## Protocol

- Select 9-bit UART mode on the master and slave controller.
- Set the SCOMODO<WU> bit on each slave controller to 1.
- The master controller transmits one-frame data in 9-bit mode to each slave controller. The MSB (Bit 8) <TB8> is set to 1.




- Each slave controller receives the above frame. Each slave controller compares its own select code with the received code. If the codes match, the slave controller's SCOMODO<WU> bit is cleared to 0. The MSB (Bit 8) <TB8> is set to 1.
- The master controller transmits data to the slave controller whose SCOMODO<WU> bit is cleared to 0. The MSB (Bit 8) <TB8> is set to 0.



- The other slave controllers receive the above frame. Because their SCOMODO<WU> bits are not cleared to 0, they do not receive data from the master controller. The slave controller whose SCOMODO<WU> bit is cleared to 0 can transmit data to the master controller. The master controller can indicate the end of data receiving to the slave controller.

Example: To link two slave controllers serially with internal system clock.



Since Serial Channels are only one-way, channel used for the purposes of this explanation.

- Setting the master controller

|                  |                   |   |
|------------------|-------------------|---|
| Main             |                   |   |
| PCCR             | ← - - - - - 0 1   | } Set PC0 and PC1 to function as the TXD0 and RXD0 pins respectively. |
| PCFC             | ← - - - - - X 1   |   |
| INTES0           | ← 1 1 0 0 1 1 0 1 | Enable the INTTX0 interrupt and set it to interrupt level 4.          |
|                  |                   | Enable the INTRX0 interrupt and set it to interrupt level 5.          |
| SC0MOD0          | ← 1 0 1 0 1 1 1 0 | Set $f_{SYS}$ as the transmission clock for 9-bit UART mode.          |
| SC0BUF           | ← 0 0 0 0 0 0 0 1 | Set the select code for slave controller 1.                           |
| INTRX0 interrupt |                   |   |
| SC0MOD0          | ← 0 - - - - - -   | Set TB8 to 0.   |
| SC0BUF           | ← * * * * *       | Set data for transmission.  |

- Setting the slave controller

|   |                   |  |
|---|-------------------|--|
| Main  |                   |  |
| PCCR  | ← - - - - - 0 1   | } Select PC1 and PC0 to function as the RXD0 and TXD0 pins respectively (Open-drain output). |
| PCFC  | ← - - - - - X 1   |  |
| PCODE   | ← X X X X - X X 1 |  |
| INTES0  | ← 1 1 0 1 1 1 1 0 | Enable INTRX0 and INTTX0.  |
| SC0MOD0   | ← 0 0 1 1 1 1 1 0 | Set <WU> to 1 in 9-bit UART transmission mode using $f_{SYS}$ as the transfer clock.         |
| INTRX0 interrupt                                  |                   |  |
| Acc ← SC0BUF                                      |                   |  |
| if Acc = select code                              |                   |  |
| Then SC0MOD0 ← - - - - 0 - - - - Clear <WU> to 0. |                   |  |

### 3.9.5 Support for IrDA

SI00 includes support for IrDA communication speed. Figure 3.9.30 shows the block diagram.




Figure 3.9.30 Block Diagram

#### (1) Modulation of the transmission data

When the transmission data is 0, the TXD0 pin outputs a pulse with a width of 1/16 times for width of baud rate. The pulse is output by the SIO0. When the transmission data is 1, the modem outputs 0.




Figure 3.9.31 Transmission Example

#### (2) Demodulation of the received data

When the received data is the effective width of pulse, the modem outputs 0 to SIO0. Otherwise the modem outputs 1 to SIO0. The effective width is defined by the SIO0. The effective width is defined by the SIO0. The effective width is defined by the SIO0.




Figure 3.9.32 Receiving Example

#### (3) Data format

The data format is fixed as follows:

- Data length: 8 bits
- Parity bits: none
- Stop bits: 1

## (4) SFR

Figure 3.9.33 shows the control register SI RCR. Set the SI RCR to 00H to stop the IrDA receiver. The following is an example of register setting:

- 1) SI O setting ; Set the SI O to UART mode.  
↓
- 2) LD (SI RCR), 07H ; Set the received data pulse width to 3/16.
- 3) LD (SI RCR), 37H ; TXEN, RXEN enable the transmitter and receiver.
- ↓
- 4) Start transmission and reception. The IrDA module operates as follows:  
• IrDA receiver starts receiving.

## (5) Notes

- 1) Baud rate generator for IrDA  
To generate baud rate for IrDA, use the baud SI O by setting SC1: O to SCMOD0<SC1: O>. To use another baud rate, SC1: O is not allowed.

- 2) As the IrDA 1.0 physical layer, the data transmission pulse width is specified.

The IrDA 1.0 specification is defined in Table 3.9.5.

Table 3.9.5 Baud Rate and Pulse Width Specifications

| Baud Rate  | Modulation | Rate Tolerance (% of rate) | Pulse Width (Minimum) | Pulse Width (Typical) | Pulse width (Maximum) |
|------------|------------|----------------------------|-----------------------|-----------------------|-----------------------|
| 2.4 kbps   | RZL        | ±0.87                      | 1.41 μs               | 78.13 μs              | 88.55 μs              |
| 9.6 kbps   | RZL        | ±0.87                      | 1.41 μs               | 19.53 μs              | 22.13 μs              |
| 19.2 kbps  | RZL        | ±0.87                      | 1.41 μs               | 9.77 μs               | 11.07 μs              |
| 38.4 kbps  | RZL        | ±0.87                      | 1.41 μs               | 4.88 μs               | 5.96 μs               |
| 57.6 kbps  | RZL        | ±0.87                      | 1.41 μs               | 3.26 μs               | 4.34 μs               |
| 115.2 kbps | RZL        | ±0.87                      | 1.41 μs               | 1.63 μs               | 2.23 μs               |

The pulse width is defined as  $T \times 3/16$  (where  $T$  is the baud rate period). The pulse width when baud rate is 115.2 kbps is 2.23 μs.

The TMP91C820A has the function to select the pulse width as 3/16 or 1/16. But 1/16 pulse width can be used only when the baud rate is less than 38.4 kbps.

As the same rate, 1/16 division function in the baud rate generator cannot be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width function is used, the baud rate is 38.4 kbps.

Table 3.9.6 Baud Rate and Pulse Width for (16 – K)/16 Division Function

| Pulse Width     | Baud Rate  |           |           |           |          |          |
|-----------------|------------|-----------|-----------|-----------|----------|----------|
|                 | 115.2 kbps | 57.6 kbps | 38.4 kbps | 19.2 kbps | 9.6 kbps | 2.4 kbps |
| $T \times 3/16$ | ×          | ○         | ○         | ○         | ○        | ○        |
| $T \times 1/16$ | –          | –         | ×         | ○         | ○        | ○        |

○: Can be used (16 – K)/16 division function.

×: Can not be used (16 – K)/16 division function.

–: Can not be set to 1/16 pulse width.




Figure 3.9.33 IrDA Control Register

3.10 Serial Bus Interface (SBI)

The TMP91C820A has a one-channel serial bus interface. It can operate in either synchronous 8-bit SIO mode or I<sup>2</sup>C mode.

The serial bus interface is connected through P71 (SDA) in the I<sup>2</sup>C bus mode; and through P70 (SCK) and P71 (SI) in the clocked synchronous 8-bit SIO mode.

Each pin is specified as follows.

|                                    | P7ODE<ODE72, ODE71> | P7CR<P72C, P71C, P70C> | P7FC<P72F, P71F, P70F> |
|------------------------------------|---------------------|------------------------|------------------------|
| I <sup>2</sup> C bus mode          | 11                  | 11X                    | 11X                    |
| Clocked synchronous 8-bit SIO mode | XX                  | 011<br>010             | 111                    |

X: Don't care

3.10.1 Configuration




Figure 3.10.1 Serial Bus Interface (SBI)

### 3.10.2 Serial Bus Interface (SBI) Control

The following registers are used to control the serial operation status.


- Serial bus interface control register 1 (SBI OCR1)
- Serial bus interface control register 2 (SBI OCR2)
- Serial bus interface data buffer register (SBI OD)
- I<sup>2</sup>C bus address register (SBI COAR)
- Serial bus interface status register (SBI OSR)
- Serial bus interface baud rate register 0 (SBI OBR0)
- Serial bus interface baud rate register 1 (SBI OBR1)

The above registers differ depending on a mode to be used. Refer to section 3.10.3 "I<sup>2</sup>C Bus Mode Control" and 3.10.7 "Clock and SIO Mode Control".


### 3.10.3 The Data Formats in the I<sup>2</sup>C Bus Mode

The data format in the I<sup>2</sup>C bus mode is shown below.


(a) Addressing format



(b) Addressing format (with restart)



(c) Free data format (Data transferred from master device to slave device)



S: Start condition

R/ $\overline{W}$ : Direction bit

ACK: Acknowledge bit


P: Stop condition

Figure 3.10.2 Data Format in the I<sup>2</sup>C Bus Mode



3.10.4 I<sup>2</sup>C Bus Mode Control

The following registers are used to control and monitor the serial bus interface (SBI) in the I<sup>2</sup>C bus mode.




Note 1: Set the <BC2:0> to 000 before switching to a clock synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see 3.10.5 (3) "Serial clock".

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

Note 4: This I<sup>2</sup>C bus circuit does not support high-speed mode, it supports standard mode only.

Figure 3.10.3 Registers for the I<sup>2</sup>C Bus Mode




Note 1: Reading this register function as SBI0SR register.

Note 2: Switch a mode to port mode after confirming that the bus is free.


Switch a mode between I<sup>2</sup>C bus mode and clock synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Figure 3.10.4 Registers for the I<sup>2</sup>C Bus Mode



Note: Writing in this register functions as SBI0CR2.

Figure 3.10.5 Registers for the I<sup>2</sup>C Bus Mode

Figure 3.10.6 Registers for the I<sup>2</sup>C Bus Mode

### 3.10.5 Control in I<sup>2</sup>C Bus Mode

(1) Acknowledge mode specification

Set the SBI OCR1<ACK> to 1 for operation in the TMP91C820A generates an additional clock pulse for operating in master mode. In the transmitter mode, SDA pin is released in order to receive the acknowledge signal. In the receiver mode during the clock pulse cycle, the SDA pin generates the acknowledge signal.

Clear the <ACK> to 0 for operation in the non-acknowledge mode. In the non-acknowledge mode, the SDA pin does not generate a clock pulse for the acknowledge signal in master mode.

(2) Number of transfer bits


The SBI OCR1<BC2: 0> is used to select the number of transfer bits for transmitting data.

Since the <BC2: 0> is cleared to 000 as a start condition bit transmission are executed in 8 bits, it retains a specified value.

(3) Serial clock

a. Clock source

The SBI OCR1<SCK2: 0> is used to select a maximum clock frequency. The clock frequency is outputted on the SCL pin in master mode. Set the bit value according to the formula below to meet the calculated according to the formula below to meet the required clock frequency, such as the smallest stop time.



Note 1:  $f_{SBI}$  shows  $f_{FPH}$ .  
 Note 2: It's prohibit to use  $f_c/16$  prescaler clock when using SBI block.  
 (I<sup>2</sup>C bus and clock synchronous.)

Figure 3.10.7 Clock Source

### b. Clock synchronization

In the bus mode, in order to wired-AND a bus, a master device pulls down a clock line to low level, in the first place, master device which generates a high-level clock pulse needs to detect the situation and wait for a clock pulse. The procedure is as follows.

The TMP91C820A has a clock synchronization function for data transfer even when more than one master exists on a bus.

The example explains the clock synchronization procedure when two masters exist simultaneously on a bus.




Figure 3.10.8 Clock Synchronization

As master A pulls down the internal SCL output to the low level, the SCL line of the bus becomes the low level. After detecting the low level, master A resets a counter of high-level width of a clock pulse and starts counting the low-level width of a clock pulse.

Master A finishes counting low-level width of a clock pulse and sets the internal SCL output to the high level. Since the SCL line of the bus is at the low level, master A waits for a clock pulse. After master B finishes counting low-level width of a clock pulse at point c and master A detects the SCL line of the bus is high, master A starts counting high level of its own clock pulse. The high-level width of a clock pulse is determined by the master device with the shortest high-level width of a clock pulse. The master device with the longest low-level width of a clock pulse is connected to the bus.

### (4) Slave address recognition mode specification

When the TMP91C820A is used as a slave device, set the SBI OCR2<ALS> to 1. Clear the SBI OCR2<ALS> to 0 for the address recognition mode.

### (5) Master/slave selection

Set the SBI OCR2<MST> to 1 for operating the TMP91C820A as a master device. Clear the SBI OCR2<MST> to 0 for operating the TMP91C820A as a slave device. The <MST> is set by the hardware after a stop condition on the bus is detected.

## (6) Transmitter/receiver selection

Set the SBI OCR2<TRX> to 1 to operate as a transmitter and to 0 to operate as a receiver. When data is transferred in slave mode, when a slave address with a GENERAL CALL is received (A10 of the start condition) or a slave address with a GENERAL CALL is received (A10 of the start condition) or a slave address with a GENERAL CALL is received (A10 of the start condition), the <TRX> is set to 1 by the hardware if the device is 1, and is cleared to 0 by the hardware if the device is 0. When an acknowledge signal is returned from the slave device, the hardware if a transmitter is selected by the hardware. When an acknowledge signal is returned from the slave device, the hardware if a transmitter is selected by the hardware.

The <TRX> is cleared to 0 by the hardware if a slave address is detected or arbitration is lost.

## (7) Start/stop condition generation

When the SBI OSR<BB> is 1, a start condition bit which is output on a bus after generating a start condition. SBI OCR2<MST, TRX, BB, PI N> is set to 1 to transmit data to the buffer register (SBI ODBR) and set 1 to <ACK> before the start condition.




Figure 3.10.9 Start Condition Generation and Slave Address Generation

When the <BB> is 1, a sequence of generation is started to the <MST, TRX, PI N>, and the contents of BB, and PI N> until a stop condition is generated on a bus.




Figure 3.10.10 Stop Condition Generation

The state of the bus can be ascertained by reading SBI OSR<BB> will be set to 1 if a start condition has been detected and cleared to 0 if a stop condition has been detected.

And about generation of stop condition in master mode. Please refer to "Stop condition generation".

(8) Interrupt service requests and interrupt cancel

When a serial bus interface interrupt request (INT) is cleared to 0. During the time that the SBI OCR2<PI down to the low level.

The <PI N> is cleared to 0 when a live is shifted or received. Writing/reading data to/from SBI ODBR sets the <PI N>

The time from the <PI N> being set to 1 until the SCL line in the address recognition period (SCL = 0) is shared to 0 when slave address is the same as the value set at the I2C controller (All 8-bit data can be transferred although SBI OCR set to 1 by the program, the <PI N> is not clear it to 0

(9) Serial bus interface mode selection

SBI OCR2<SBI M1: O> is used to specify the serial bus mode of SBI OCR2<SBI M1: O> to 10 when the device mode is confirmed pin condition of serial bus interface to

Switch a mode to port after confirming a bus is free

(10) Arbitration lost detection monitor

Since more than one master device can exist in a bus in multi-master mode, a bus arbitration procedure has been implemented to ensure the integrity of transferred data.

Data on the SDA line is used for all other alt. ion.

The following shows an example of a bus arbitration where two devices exist simultaneously on the bus. Master A starts the transmission until point a. After master A outputs L and master B wire-ANDs the SDA line is pulled down to the low level. When the line of the bus is pulled up at point b, the slave device that is, data in master A. A data transmitted from master A in master B is called "ARBITRATION LOST". Master B detects the release of the internal SDA output in order not to affect masters with arbitration. When some data are the same word, arbitration occurs from the second word.




Figure 3.10.11 Arbitration Lost



The TMP91C820A compares the levels on the bus's internal SDA output on the rising edge of the SCL. If arbitration is lost and SBI OSR<AL> is set to 1.

When SBI OSR<AL> is set to 1, SBI OSR is cleared to 00 and is switched to slave receive mode. Stopped data setting <AL>

SBI OSR<AL> is cleared when data is read from SBI ODR. data is written to SBI OCR2.




Figure 3.10.12 Example of when TMP91C820A is a Master Device B  
(D7A = D7B, D6A = D6B)

#### (11) Slave address match detection monitor

SBI OSR<AAS> is set to 1 in slave mode, in address 12COAR<AL> when a GENERAL CALL is received, or when matches the value set in 12COAR. When SBI OSR<AAS> is set after the first word of data is received, SBI OSR<AAS> is cleared to 0. SBI OSR<AAS> is written to or read from the data buffer register SBI ODBR.

#### (12) GENERAL CALL detection monitor

SBI OSR<ADO> is set to 1 in slave mode, when a GENERAL 8-bit received data is 00 on the SDA line. SBI OSR<ADO> is cleared when start condition or stop condition is detected on the SDA line.

#### (13) Last received bit monitor

The SDA line value stored at the rising edge of SBI OSR<LRB>. In the acknowledge mode, after an INTSBI request is generated, an acknowledge signal is generated. SBI OSR<LRB>.

## (14) Software reset function

The software reset function initializes the SBI circuit, when the SBI circuit is not initialized by external noises, etc.

An internal reset signal pulse can be generated by I/O and O1. This initializes the SBI circuit into SBI OCR2<SBI M1: O> register as a status register. SBI OCR2 is initialized as

SBI OCR1<SWRMON> is automatically set to 1 by the SBI circuit initialization.

## (15) Serial bus interface data buffer register (SBI ODBR)

The received data can be read and data can be written by writing the SBI ODBR.

In the master mode, after the start condition is generated, the direction bit is set in this register.

(16) I<sup>2</sup>C BUS address register (I<sup>2</sup>COAR)

I<sup>2</sup>COAR<SA6: O> is used to set the slave address when the device is used as a slave device.

The slave address output from the master device is I<sup>2</sup>COAR<ALS> to O. The data format is the addressing format. If the data format is not recognized, the data format is the free data format.

## (17) Baud rate register (SBI OBR1)

Write 1 to SBI OBR1<P4EN> before operation commences.

(18) Setting register for I<sup>2</sup>C mode operation (SBI OBRO)

SBI OBRO<I<sup>2</sup>SBI O> is the register setting operation. Therefore, setting <I<sup>2</sup>SBI O> is necessary before the operation.

3.10.6 Data Transfer in I<sup>2</sup>C Bus Mode

## (1) Device initialization

Set the SBI OBR1 <PRIMACKSBSOCK2: O>, set SBI OBR1 to 1011111 to 5 and 3 in the SBI OCR1 to 0.

Set a slave address <SA6: O> and the read/write direction bit <A0: O> to the I<sup>2</sup>COAR.

For specifying the default device tri mode, clear 0 to the <BB> and set 1 to the <PIN>, 10 to the <SBIM1: O>.

## (2) Start condition and slave address generation

## a. Master mode

In the master mode, the start condition and the slave address are output from the SCL pin.

Check a bus free state (when <BB> is 0).

Set the SBI OCR1 <ACK> to 1 (mode) and specify a slave address and a direction bit to be transmitted to the SBI ODBR.

When SBI OCR2 <BB> the start condition are generated and the slave address and direction bit are output from the SCL pin. While eight clocks are output from the SCL pin, the direction bit which are set to the SBI ODBR. After the slave address is released and the acknowledge signal is received from the slave device.

An INTS2 interrupt request occurs at the fall of the SCL line. <PIN> is cleared to 0. In the master mode, the SCL line is low-level while <PIN> is 0. When an interrupt occurs, the SCL line is changed according to the direction bit only when the slave address is returned from the slave device.

## b. Slave mode

In the slave mode, the start condition and the slave address are received from the master device.

After the start condition is received from the master device, the slave address and direction bit are output from the SCL pin, the slave address and direction bit are received from the master device.

When a GENERAL CALL or the same address as the slave address is received, the SDA line is pulled up and the acknowledge signal is output.

An INTSBI interrupt request occurs on the fall of the SCL line. <PIN> is cleared to 0. In slave mode the SCL line is high-level while the <PIN> is 0.




Figure 3.10.13 Start Condition Generation and Slave Address Transfer

## (3) 1 - word data transfer

Check the <MST> by the INTSBI interrupt process after completed, and determine whether the mode is a master or slave.

a. If <MST> (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

When the <TRX> (Transmitter mode)

Check the <LRB>. When <LRB> is 1, a receiver data transfer is completed. Implement the process to generate a stop condition to terminate data transfer.

When the <LRB> is 0, the request is received. When the transmitted data is 8 bits, write data to the SBI0DBR. When the transmitted data is other than 8 bits, set the <BC2:0> to 000. Write the transmitted data to SBI0DBR. After writing data, <PIN> is set to 1. A serial clock pulse is generated for a word of data. SCL pin, and then the one-word data is transmitted. An INTSBI interrupt request becomes 1 and the SCL pin is pulled down to the low level. If the data is more than 8 bits, repeat the procedure from the <LRB> check.




Figure 3.10.14 Example in which <BC2:0> = 000 and <ACK> = 1 in Transmitter Mode

### When $\langle BC2:0 \rangle = 0$ (Receiver mode)

When the next transmitted data is other than 8 bits, the master device sends  $\langle ACK \rangle$  to 1 and reads the received data to release the bus. (Data which is read immediately after a slave address is read,  $\langle PIN \rangle$  becomes 1.

Serial clock pulse for data transfer is defined by SCL and output level from SDA pin with acknowledge timing.

An INTSBI interrupt request then occurs and the TMP91C820A pulse SCL down to the low level. The TMP91C820A generates a clock pulse for 1 word of data transfer and the data that received data is read from the SBI ODBR.




Figure 3.10.15 Example of when  $\langle BC2:0 \rangle = 000$ ,  $\langle ACK \rangle = 1$  in Receiver Mode

In order to terminate the transmission of data, the master device sends  $\langle ACK \rangle$  to 1 before reading data which is 1 word before the last data word does not generate a clock pulse as the data has been transmitted and an interrupt request occurs. The master device sends  $\langle BC2:0 \rangle$  to 001 and reads the data. The TMP91C820A generates a clock pulse for 1-bit data transfer. Since the master device is a receiver, the transmitter interprets the high level of the SDA line as a receiver indicates to the transmitter that data transfer is complete.

After the one data bit has been received and an interrupt request is generated, the TMP91C820A generates a clock pulse for 1-bit data transfer and terminates data transfer.




Figure 3.10.16 Termination of Data Transfer in Master Receiver Mode

b. If  $f < \text{MSD}$  (Slave mode)

In the slave mode the TMP91C820A operates either in slave mode after losing arbitration.

In the slave mode, an I<sup>2</sup>C SBI interrupt request receives a slave address or a GENERAL CALL from the master. In the master mode, the TMP91C88 receives a master address and data transfer is completed. In the master mode, the TMP91C88 if it is losing arbitration. An I<sup>2</sup>C SBI interrupt occurs when a transfer terminates. When an I<sup>2</sup>C SBI interrupt occurs the <PIN> is cleared and the SCL pin is pulled down. Either reading/writing from/to the SBI ODBR or setting the SCL pin after taking the I<sup>2</sup>C SBI interrupt.

Check the SBI OSR<ALAS>T and <AND> implements processes according to conditions listed in the

Table 3.10.1 Operation in the Slave Mode

| <TRX> | <AL> | <AAS> | <AD0> | Conditions  | Process  |
|-------|------|-------|-------|---|--|
| 1     | 1    | 1     | 0     | The TMP91C820A loses arbitration when transmitting a slave address and receives a slave address for which the value of the direction bit sent from another master is 1.                 | Set the number of bits a word in <BC2:0> and write the transmitted data to SBI0DBR.                        |
|       | 0    | 1     | 0     | In salve receiver mode the TMP91C820A receives a slave address for which the value of the direction bit sent from the master is 1.  |  |
|       |      | 0     | 0     | 0   | In salve transmitter mode a single word of is transmitted.<br>Set <BC2:0> to the number of bits in a word. |
| 0     | 1    | 1     | 1/0   | The TMP91C820A loses arbitration when transmitting a slave address and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is 0. | Read the SBI0DBR for setting the <PIN> to 1 (Reading dummy data) or set the <PIN> to 1.                    |
|       |      | 0     | 0     | The TMP91C820A loses arbitration when transmitting a slave address or data and terminates word data transfer.   |  |
|       | 0    | 1     | 1/0   | In slave receiver mode the TMP91C820A receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is 0.                                      |  |
|       |      | 0     | 1/0   | In slave receiver mode the TMP91C820A terminates receiving word data.   | Set <BC2:0> to the number of bits in a word and read the received data from SBI0DBR.                       |

## (4) Stop condition generation

When the SBI OSR<BB> is "01" generated sequence stop condition by setting "111" to the SBI OCR2<MST, TRX, PIN> and "not modify the contents of the SBI OCR2<MST, TRX, PIN> generated on a bus. When pulled down by other devices generates a stop condition as a slave, then the SDA becomes




Figure 3.10.17 Stop Condition Generation (Single master)




Figure 3.10.18 Stop Condition Generation (Multi master)

## (5) Restart

Restart is used to change the direction between a master and a slave device during transferring data. The following timing diagram shows the restart sequence when the TMP91C820A is in the master mode.

Clear 0 to the SBI OCR2<MST>, <TRX>, <BB>, <PIN> and release the SDA line. The SDA line remains the high level and the SCL pin is in the high impedance state. The SCL pin is not generated on a bus, so the bus is assumed to be free. Check the SBI OSR<BB> until it becomes 0 to check that the bus is free. Check the <LRB> until it becomes 1 to check that the bus is free. Then, pull the SDA line down to the low level by software. After confirming that the bus is free, generate a start condition with procedure 3.10.6(2).

In order to meet setup time when restarting, take a delay time from the time of releasing the bus until the start condition is generated.





Figure 3.10.19 Timing Diagram for TMP91C820A Restart



## 3.10.7 Clocked Synchronous 8-Bit SIO Mode control

The following registers are used to control and monitor the serial bus interface (SBI) is being operated in clocked mode.



Note: Set the transfer mode and the serial clock after setting <SIOS> to 0 and <SIOINH> to 1.


Serial Bus Interface Data Buffer Register

|             | 7                         | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-------------|---------------------------|-----|-----|-----|-----|-----|-----|-----|
| Bit symbol  | DB7                       | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Read/Write  | R (Receiver)/W (Transfer) |     |     |     |     |     |     |     |
| After reset | Undefined                 |     |     |     |     |     |     |     |

SBI0DBR (0241H)

Prohibit read-modify-write

Figure 3.10.20 Register for the SIO Mode (1/3)



Note 1: Set the SBI0CR1<BC2:0> 000 before switching to a clocked synchronous 8-bit SIO mode.

Note 2: Please always write "00" to SBICR2<1:0>.




Figure 3.10.21 Registers for the SIO Mode (2/3)




Figure 3.10.22 Registers for the SIO Mode (3/3)

## (1) Serial Clock

## a. Clock source

SBI OCR1<SCK2: 0> is set to 0, the following functions:

Internal clock

In internal clock mode one of seven frequencies signal is output to the outside on the SCK pin. The transfer starts. When the device is writing (in receive mode), data cannot follow the so an automatic wait function is executed which automatically stops shift operation until reading or writing has been




Figure 3.10.23 Automatic Wait Function

External clock (1<SCK2: 0>

An external clock input via the SCK pin is used to ensure the integrity of shift operations, both pulse widths shown below must be maintained. The maximum data transfer frequency is 1 MHz (when fc




Figure 3.10.24 Maximum Data Transfer Frequency when External Clock Input Used

## b. Shift edge


Data is transmitted on the leading edge of the clock edge.

Leading edge shift


Data is shifted on the leading edge of the serial SCK pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial SCK pin input/output).



(a) Leading edge



\*: Don't care

(b) Trailing edge

Figure 3.10.25 Shift Edge

## (2) Transfer modes

The SBI OCR1<SI OM1: 0> is used to select a transmit mode.

## a. 8-bit transmit mode

Set a control register to a transmit mode and write data to SBI ODBR.

After the transmit data is written, set the SBI OCR1 to start transfer. The transmitted data is shifted from SBI ODBR to the shift register and output to the SOpin in synchronized with the SCLK. The least significant bit (LSB) of the transmitted data is shifted out. When the transfer register, the SBI ODBR becomes empty. An INTSBI is generated to request new data.

When the internal clock is used, the serial clock function will be initiated if new data is not loaded to SBI ODBR. When new transmit data is loaded to SBI ODBR, the automatic-wait function is canceled.

When the external clock is used, data should be written to SBI ODBR before the data is shifted. The transfer delay time is the maximum delay time between the time when an interrupt request is generated and the time when data is written to SBI ODBR by the interrupt service program.

When the transmit is completed, the SBI OCR1<SI OF> is cleared. The SOpin holds final bit of the last data until falling edge of SCLK.

Transmitting data is ended by the SBI OCR1<SI OM1> being cleared. When the SBI OCR1<SI OM1> is cleared, the transmit mode ends when all data is surely transmitted by the SBI OCR1<SI OM1> being cleared. The SBI OSR<SI OF> is cleared to 0 when the SBI OCR1<SI OM1> is set to 1. When the SBI OCR1<SI OM1> is set to 1, the SBI OSR<SI OF> is cleared to 0.

When an external clock is used, the SBI OSR<SI OF> is cleared to 0 before new data is shifted. When the SBI OSR<SI OF> is cleared to 0, the transmit mode ends.

Example: Program to stop data transmission (when an external




Figure 3.10.26 Transfer Mode

```

STEST1: BIT    SEF, (SBI OSR) = 1 then If <SEF>
          JRNZ, STEST1
STEST2: BIT    O, (P7)          = 0 then If Sck
          JRZ, STEST2
          LD    (SBI OCR1), 00000410B ; <SI OS>

```

## b. 8-bit receive mode




Figure 3.10.27 Transmitted Data Hold Time at End of Transmission

Set the control register to receive mode. Data is received into the shift register and synchronized with the serial clock. When 8-bit data is received, the data is transferred from the shift register to SBI ODBR. An INTSBI (Buffer full) interrupt request is generated that the received data be read. The data is then read in the interrupt service program.

When an internal clock is used, the serial clock function will be in effect until the received data is read.

When an external clock is used, since shift operation is performed by the external clock pulse, the received data should be read by the next serial clock pulse. If not read, any data which is to be received, is canceled. The maximum external clock is used is determined by the delay time from the interrupt request is generated and the time when the data is read.

Receiving of data ends when <SI OS> is cleared to 0 by the service program or when <SI OI NH> is set to 1. When <SI OI NH> is set to 1, data is transferred to SBI ODBR in complete blocks. When the transfer is completed, the received data is being read. If the data is not properly by the program, set SBI OSR<SI OF> to be 1. When receiving has been completed, <SI OF> is cleared to 0. (The received data becomes read it.)

**Note:** When the transfer mode is changed, the contents of SBI ODBR will be lost. If the mode must be changed, conclude data receiving by clearing <SI OS> to 0, read the last data, then change the mode.






Figure 3.10.28 Receiver Mode (Example: Internal clock)

c. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode. After the data has been written, set SBI OCR to transmitting/receiving. When data is transmitted/pin, starting from the bit 0 (LSB) and is synchronized with the leading edge of the serial clock signal. When data is received, the SI pin on the trailing edge of the serial clock signal, the shift register NTSSB I/O DBR is updated. The interrupt service program reads the receive register and writes the data to the SBI ODBR. When transmitting and receiving data, the status of the SBI ODBR is updated. When data has been read, the status of the SBI ODBR is updated.

When an internal clock is used, the automatic write occurs until the received data has been read and the next

When an external clock is used, since the shift clock and the external clock are identical, the shift clock is the external clock, and the data is written to the shift register. When a new shift operation is executed, the maximum transfer clock is determined by the delay time between the request and the time when the data is read and the data is written.

When the transmitter sends a 0, the receiver gets 1 output. So pin holds final bit of the last data until fall i

Transmitting/receiving data ends when <SI OS> is interrupted service program. When <SI OF> is set to 1, data is cleared to 0, received data is transferred to transmit/receive mode ends when the transfer is successful. Whether data is being transmitted/received properly can be sensed. <SI OF> is set to 0 when transmitting/receiving data ends. When <SI OINH> is set to 1, data transmitting/receiving is cleared to 0.

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing <SIOS> to 0, read the last data, then change the transfer mode.




Figure 3.10.29 Transmit/Received Mode (Example using internal clock)




Figure 3.10.30 Transmitted Data Hold Time at End of Transmit/Receive

### 3.11 Analog/Digital Converter

The TMP91C820A incorporates a 10-bit successive approximation converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The AN7) are shared with the input-only port 8 and can thus be

**Note:** When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.11.1 Block Diagram of AD Converter

### 3.11.1 Analog/Digital Converter Registers

The two AD mode control registers are ADMOD0 and ADMOD1. The eight AD conversion over-samples and (ADREG04H/L, ADREG05H/L, ADREG06H/L, ADREG07H/L, ADREG26H/L and ADREG37H/L) store the results of AD conversion. Figure 3.11.2 shows the registers related to the AD converter.





Figure 3.11.2 AD Converter Related Register



Note: As pin AN3 also functions as the  $\overline{\text{ADTRG}}$  input pin, do not set <ADCH2:0> = 011 when using  $\overline{\text{ADTRG}}$  with <ADTRGE> set to 1.

Figure 3.11.3 AD Converter Related Register

AD Conversion Data Low Register 0/4

ADREG04L  
(02A0H)

|             | 7  | 6     | 5 | 4 | 3 | 2 | 1 | 0  |
|-------------|--|-------|---|---|---|---|---|--|
| Bit symbol  | ADR01  | ADR00 |   |   |   |   |   | ADR0RF   |
| Read/Write  | R  |       |   |   |   |   |   | R  |
| After reset | Undefined                                    |       |   |   |   |   |   | 0  |
| Function    | Stores lower 2 bits of AD conversion result. |       |   |   |   |   |   | AD conversion data storage flag<br>1: Conversion result stored |

AD Conversion Data Upper Register 0/4

ADREG04H  
(02A1H)

|             | 7   | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------------|---|-------|-------|-------|-------|-------|-------|-------|
| Bit symbol  | ADR09                                     | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 |
| Read/Write  | R   |       |       |       |       |       |       |       |
| After reset | Undefined                                 |       |       |       |       |       |       |       |
| Function    | Stores upper 8 bits AD conversion result. |       |       |       |       |       |       |       |

AD Conversion Data Lower Register 1/5

ADREG15L  
(02A2H)

|             | 7  | 6     | 5 | 4 | 3 | 2 | 1 | 0  |
|-------------|--|-------|---|---|---|---|---|--|
| Bit symbol  | ADR11  | ADR10 |   |   |   |   |   | ADR1RF   |
| Read/Write  | R  |       |   |   |   |   |   | R  |
| After reset | Undefined                                    |       |   |   |   |   |   | 0  |
| Function    | Stores lower 2 bits of AD conversion result. |       |   |   |   |   |   | AD conversion result flag<br>1: Conversion result stored |

AD Conversion Data Upper Register 1/5

ADREG15H  
(02A3H)

|             | 7  | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------------|--|-------|-------|-------|-------|-------|-------|-------|
| Bit symbol  | ADR19  | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 |
| Read/Write  | R  |       |       |       |       |       |       |       |
| After reset | Undefined                                    |       |       |       |       |       |       |       |
| Function    | Stores upper 8 bits of AD conversion result. |       |       |       |       |       |       |       |




Figure 3.11.4 AD Converter Related Registers

AD Conversion Result Lower Register 2/6

|                     |             |  |       |   |   |   |   |  |
|---------------------|-------------|--|-------|---|---|---|---|--|
|                     | 7           | 6  | 5     | 4 | 3 | 2 | 1 | 0  |
| ADREG26L<br>(02A4H) | Bit symbol  | ADR21  | ADR20 |   |   |   |   | ADR2RF   |
|                     | Read/Write  | R  |       |   |   |   |   | R  |
|                     | After reset | Undefined                                    |       |   |   |   |   | 0  |
|                     | Function    | Stores lower 2 bits of AD conversion result. |       |   |   |   |   | AD conversion data storage flag<br>1: Conversion result stored |

AD Conversion Data Upper Register 2/6

|                     |             |  |       |       |       |       |       |       |
|---------------------|-------------|--|-------|-------|-------|-------|-------|-------|
|                     | 7           | 6  | 5     | 4     | 3     | 2     | 1     | 0     |
| ADREG26H<br>(02A5H) | Bit symbol  | ADR29  | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 |
|                     | Read/Write  | R  |       |       |       |       |       |       |
|                     | After reset | Undefined                                    |       |       |       |       |       |       |
|                     | Function    | Stores upper 8 bits of AD conversion result. |       |       |       |       |       |       |

AD Conversion Data Lower Register 3/7

|                     |             |  |       |   |   |   |   |  |
|---------------------|-------------|--|-------|---|---|---|---|--|
|                     | 7           | 6  | 5     | 4 | 3 | 2 | 1 | 0  |
| ADREG37L<br>(02A6H) | Bit symbol  | ADR31  | ADR30 |   |   |   |   | ADR3RF   |
|                     | Read/Write  | R  |       |   |   |   |   | R  |
|                     | After reset | Undefined                                    |       |   |   |   |   | 0  |
|                     | Function    | Stores lower 2 bits of AD conversion result. |       |   |   |   |   | AD conversion data storage flag<br>1: Conversion result stored |

AD Conversion Result Upper Register 3/7

|                     |             |  |       |       |       |       |       |       |
|---------------------|-------------|--|-------|-------|-------|-------|-------|-------|
|                     | 7           | 6  | 5     | 4     | 3     | 2     | 1     | 0     |
| ADREG37H<br>(02A7H) | Bit symbol  | ADR39  | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 |
|                     | Read/Write  | R  |       |       |       |       |       |       |
|                     | After reset | Undefined                                    |       |       |       |       |       |       |
|                     | Function    | Stores upper 8 bits of AD conversion result. |       |       |       |       |       |       |




Figure 3.11.5 AD Converter Related Registers

## 3.11.2 Description of Operation

## (1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFL pin. To perform a conversion, the difference between VREFH and VREFL is divided by 1024 using a resistor network. The result of the division is then compared to the input voltage.

To turn off the switch between VREFH and VREFL, set the ADMOD1<VREFON> bit in the AD mode control register 1 to 0. To set the switch to the ON state, first write a 1 to ADMOD1<VREFON>, wait for the reference voltage to stabilize, and then set ADMOD0<VREFON> to 1.

## (2) Analog input channel selection

The analog input channel selection varies depending on the selected ADC converter.

- In analog input channel fixed mode (ADMOD0<SCAN> = 0)  
Setting ADMOD1<ADCH2:0> selects one of the input channels.
- In analog input channel scan mode (ADMOD0<SCAN> = 1)  
Setting ADMOD1<ADCH2:0> selects one of the eight scan modes.

Table 3.11.1 illustrates analog input channel selection.

On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH2:0> is set to 000. Thus pin AN0 is selected as the input channel. Analog input channels can be used as standard input port pins.

Table 3.11.1 Analog Input Channel Selection

| <ADCH2:0> | Channel Fixed<br><SCAN> = 0 | Channel Scan<br><SCAN> = 1 |
|-----------|-----------------------------|----------------------------|
| 000       | AN0                         | AN0                        |
| 001       | AN1                         | AN0 → AN1                  |
| 010       | AN2                         | AN0 → AN1 → AN2            |
| 011       | AN3                         | AN0 → AN1 → AN2 → AN3      |
| 100       | AN4                         | AN4                        |
| 101       | AN5                         | AN4 → AN5                  |
| 110       | AN6                         | AN4 → AN5 → AN6            |
| 111       | AN7                         | AN4 → AN5 → AN6 → AN7      |



## (3) Starting ADconversion

To start ADconversion, write a 1 to ADMODO<ADS> in ADMOD0 or ADMOD1<ADTRGE> in AD mode control register 1, and ADTRGpin. When AD conversion starts, the AD conversion flag ADMODO<ADBF> will be set to 1, indicating that ADconversion has been completed.

Writing a 1 to ADMODO<ADS> during ADconversion results in an error. To determine whether the ADconversion result is valid, check the value of the conversion data storage flag ADREGxL<ADRESV>.

During ADconversion, a fallowing input is ignored.

## (4) ADconversion modes and the ADconversion end interrupt

The four ADconversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMODO<REPEAT> and ADMODO<SCAN> settings in ADMOD0 register 0 determine the ADmode setting.

Completion of AD conversion triggers an INTAD interrupt request. Also, ADMODO<EOCF> will be set to 1 to indicate that ADconversion has been completed.

## a. Channel fixed single conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to 00 sets the channel fixed single conversion mode.

In this mode data on one specified channel is converted. When conversion has been completed, the ADMODO<EOCF> is set to 1. ADMODO<ADBF> is cleared to 0, and an interrupt request is generated.

## b. Channel scan single conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to 01 sets the channel scan single conversion mode.

In this mode data on the specified scan channel is converted. When scan conversion has been completed, ADMODO<EOCF> is set to 1. ADMODO<ADBF> is cleared to 0, and an interrupt request is generated.

## c. Channel fixed repeat conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to 10 channel fixed repeat conversion mode.

In this mode data on one specified channel is converted. After conversion has been completed, ADMODO<EOCF> and ADMODO<ADBF> is not cleared to 0 but held at 1. Interrupt generation timing is determined by the setting of ADMODO<ITMO>.

Setting <ITMO> to 0 generates an interrupt request when conversion is completed.

Setting <ITMO> to 1 generates a request for the next conversion after the fourth conversion.

## d. Channel scan repeat conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to 11 channel scan repeat conversion mode.

In this mode data on the specified scan channel is converted. After each scan conversion has been completed, ADMODO<EOCF> and ADMODO<ADBF> is not cleared to 0 but held at 1. Interrupt request is generated. ADMODO<ADBF> is held at 1.

To stop conversion in a repeat conversion mode (channel fixed repeat conversion mode or channel scan repeat conversion mode), set ADMODO<REPEAT> to 0. After the current conversion is completed, ADMODO<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 mode with ADMODO<IDLE1>=0 or STOP mode) immediately stops operation even when AD conversion is still in progress. In cases c and d), when the halt is released, conversion starts from the beginning. In single conversion modes (cases a and b), conversion starts when the halt is released (The converter remains in the halt state).

Table 3.11.2 shows the relationship between the conversion modes and interrupt requests.


Table 3.11.2 Relationship between AD Conversion Modes and Interrupt Requests

| Mode                                 | Interrupt Request Generation              | ADMODO |          |        |
|--------------------------------------|---|--------|----------|--------|
|                                      |   | <ITMO> | <REPEAT> | <SCAN> |
| Channel fixed single conversion mode | After completion of conversion            | X      | 0        | 0      |
| Channel scan single conversion mode  | After completion of scan conversion       | X      | 0        | 1      |
| Channel fixed repeat conversion mode | Every conversion                          | 0      | 1        | 0      |
|                                      | Every forth conversion                    | 1      |          |        |
| Channel scan repeat conversion mode  | After completion of every scan conversion | X      | 1        | 1      |

X: Don't care

- ( 5) ADconversi on t i me  
84 states (at 10.516 MHz) are required for the AD conversion channel .
- ( 6) Storing and reading the results of ADconversion  
The ADconversion data registers (ADREG04H/L to ADREG37H/L) store the results of AD conversion. (ADREG04H/L to ADREG37H/L registers.)  
In channel fixed repeat, conversion results successively in registers ADREG04H/L to ADREG37H/L. AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7 conversion results are ADREG04H/L, ADREG15H/L and ADREG26H/L respectively. Table 3.11.3 shows the correspondence between the registers, which are used to hold the results of AD conversion.

Table 3.11.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

| Analog Input Channel<br>(Port 8) | AD Conversion Result Register           |  |
|----------------------------------|---|--|
|                                  | Conversion Modes<br>Other than at Right | Channel Fixed Repeat<br>Conversion Mode<br>(Every 4th conversion)                    |
| AN0                              | ADREG04H/L                              |  |
| AN1                              | ADREG15H/L                              |  |
| AN2                              | ADREG26H/L                              |  |
| AN3                              | ADREG37H/L                              |  |
| AN4                              | ADREG04H/L                              |  |
| AN5                              | ADREG15H/L                              |  |
| AN6                              | ADREG26H/L                              |  |
| AN7                              | ADREG37H/L                              |  |

<ADRxRF> bit 0 of the AD conversion data lower register is conversion data storage flag. The storage flag indicates whether the result register has been read or not. When a conversion result register is read, the flag is set. When either of the AD registers (ADREGxH or ADREGxL) is read, the flag is cleared. Reading the AD conversion result also clears the ADMODO<EOCF> to 0.

## Setting example:

- a. Convert the analog input voltage on the AN3 pin at address 1000H using the AD interrupt (INTAD) processor.

Main routine:

|         | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |   |
|---------|---|---|---|---|---|---|---|---|---|
| INTE0AD | ← | X | 1 | 0 | 0 | — | — | — | Enable INTAD and set it to interrupt level 4.             |
| ADMOD1  | ← | 1 | 1 | X | X | 0 | 0 | 1 | Set pin AN3 to be the analog input channel.               |
| ADMOD0  | ← | X | X | 0 | 0 | 0 | 0 | 1 | Start conversion in channel fixed single conversion mode. |

Interrupt routine processing example:

|         |    |         |  |
|---------|----|---------|--|
| WA      | ←  | ADREG37 | Read value of ADREG37L and ADREG37H into 16-bit general-purpose register WA. |
| WA      | >> | 6       | Shift contents read into WA six times to right and zero-fill upper bits.     |
| (1000H) | ←  | WA      | Write contents of WA to memory address 1000H.                                |

- b. This example repeatedly converts the analog input voltage on the AN1 and AN2, using channel scan repeat conversion mode.

|         |   |   |   |   |   |   |   |   |  |
|---------|---|---|---|---|---|---|---|---|--|
| INTE0AD | ← | X | 0 | 0 | 0 | — | — | — | Disable INTAD.   |
| ADMOD1  | ← | 1 | X | X | X | 0 | 0 | 1 | Set pins AN0 to AN2 to be the analog input channels.     |
| ADMOD0  | ← | X | X | 0 | 0 | 0 | 1 | 1 | Start conversion in channel scan repeat conversion mode. |

X: Don't care, —: No change

### 3.12 Watchdog Timer (Runaway detection timer)

The TMP91C820A features a watchdog timer for detecting runaway. The watchdog timer (WDT) is used to return the CPU to normal operation if the CPU has started to malfunction (Runaway) due to causes such as a power failure. If the timer detects a malfunction, it generates a non-maskable interrupt (NMI) to indicate the malfunction.

Connecting the watchdog timer reset pin to a pull-up resistor and a RESET pin forces a reset.

#### 3.12.1 Configuration

Figure 3.12.1 is a block diagram of the watchdog timer.




Figure 3.12.1 Block Diagram of Watchdog Timer

The watchdog timer consists of a 22-stage binary counter (SY) as the input clock. The binary counter output is 22 bits. Selecting one of the outputs using WDMOD<WDTP1 interrupt and outputs watchdog timer out when an over




Figure 3.12.2 Normal Mode

The runaway detection circuit is connected to the reset pin in the In this case, the reset time will be between 22 and 29




Figure 3.12.3 Reset Mode

### 3.12.2 Control Registers

The watchdog timer WDT is controlled by two controls.

#### (1) Watchdog timer mode register (WDMOD)

- a. Setting the detection time for the watchdog timer

This 2-bit register is used for setting the watch time when detecting runaway. On a reset this register is initialized to WDMOD<WDTP#00>.

The detection times for WDT are shown in Figure 3-10.

- b. Watchdog timer enable/disable control register

On a reset WDMOD<WDTE> is initialized to 1, enable.

To disable the watchdog timer, it is necessary to set WDMOD<WDTE> to 0 and then write the disable code (B1H) to the watchdog timer (WDCR). This is difficult for the user to do by runaway.

However, it is possible to return the watchdog timer to the enabled state merely by setting <WDTE> to 1.

- c. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the RESET terminal internally. Since WDMOD<RESCR> is initialized to 0, a reset by the watchdog timer is not performed.

#### (2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter.

To disable the watchdog timer, it is necessary to clear WDMOD<WDTE> to 0 and then write the disable code (B1H) to the WDCR.

|       |                   |                               |
|-------|-------------------|-------------------------------|
| WDMOD | ← 0 - - - - - 0   | Clear WDMOD<WDTE> to 0.       |
| WDCR  | ← 1 0 1 1 0 0 0 1 | Write the disable code (B1H). |

- Enable control

Set WDMOD<WDTE> to 1.

- Watchdog timer clear control

To clear the binary counter and cause counting to start, write the clear code (4EH) to the WDCR register.

|      |                   |                             |
|------|-------------------|-----------------------------|
| WDCR | ← 0 1 0 0 1 1 1 0 | Write the clear code (4EH). |
|------|-------------------|-----------------------------|




Figure 3.12.4 Watchdog Timer Mode Register




Figure 3.12.5 Watchdog Timer Control Register



### 3.12.3 Operation

The watchdog timer generates an INTWD interrupt when WDMOD<WDTP1: 0> has elapsed. The watchdog timer must be reset before an INTWD interrupt will be generated. If the CPU occurs) due to causes such as a reset, the instruction unit binary counter, the binary counter will overflow. The CPU will detect malfunction (NTWD) and interrupt and it is possible to return to operation by means of an anti-program.

The watchdog timer does not operate in IDLE1 or STOP mode. It continues counting during suspend (when pushkey release).

When the device is in IDLE2 mode, the operation of WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set in IDLE2 mode.

Example: a. Clear the binary counter.

WDCR ← 0 1 0 0 1 1 1 0      Write the clear code (4EH).

b. Set the watchdog timer's detection time to 2<sup>17</sup>/5s.

WDMOD ← 1 0 1 - - - - 0

c. Disable the watchdog timer.

WDMOD ← 0 - - - - - 0      Clear WDTE to 0.

WDCR ← 1 0 1 1 0 0 0 1      Write the disable code (B1H).

### 3.13 Real Time Clock (RTC)

#### 3.13.1 Function Description for RTC

- 1) Clock function (Hour, minute, second)
- 2) Calendar function (Month and day, day of the week,
- 3) 24- or 12-Hour clock function
- 4)  $\pm 30$  second adjustment function (by software)
- 5) Alarm function (Alarm output)
- 6) Alarm interrupt generate

#### 3.13.2 Block Diagram




Figure 3.13.1 RTC Block Diagram

Note 1: The Christian era year column:

This product has year column toward only lower two columns. Therefore the next year in 99 works as 00 years. In system to use it, please manage upper two columns with the system side when handle year column in the christian era.

Note 2: Leap year:

A leap year is the year, which is divisible with 4, but the year, which there is exception, and is divisible with 100, is not a leap year. However, the year is divisible with 400, is a leap year. But there is not this product for the correspondence to the above exception. Because there are only with the year which is divisible with 4 as a leap year, please cope with the system side if this function is problem.

## 3.13.3 Control Registers

Table 3.13.1 PAGE 0 (Timer function) Registers

| Symbol | Address | Bit7    | Bit6    | Bit5     | Bit4     | Bit3    | Bit2    | Bit1    | Bit0   | Function                           | Read/Write |
|--------|---------|---------|---------|----------|----------|---------|---------|---------|--------|------------------------------------|------------|
| SECR   | 0320H   |         | 40 s    | 20 s     | 10 s     | 8 s     | 4 s     | 2 s     | 1 s    | Second column                      | R/W        |
| MINR   | 0321H   |         | 40 min. | 20 min.  | 10 min.  | 8 min.  | 4 min.  | 2 min.  | 1 min. | Minute column                      | R/W        |
| HOURLR | 0322H   |         |         | 20 hours | 10 hours | 8 hours | 4 hours | 2 hours | 1 hour | Hour column                        | R/W        |
| DAYR   | 0323H   |         |         |          |          |         | W2      | W1      | W0     | Day of the week column             | R/W        |
| DATER  | 0324H   |         |         | Day 20   | Day 10   | Day 8   | Day 4   | Day 2   | Day 1  | Day column                         | R/W        |
| MONTHR | 0325H   |         |         |          | Oct.     | Aug.    | Apr.    | Feb.    | Jan.   | Month column                       | R/W        |
| YEARR  | 0326H   | Year 80 | Year 40 | Year 20  | Year 10  | Year 8  | Year 4  | Year 2  | Year 1 | Year column<br>(Lower two columns) | R/W        |
| PAGER  | 0327H   | INTENA  |         |          | ADJUST   | ENATMR  | ENAALM  |         | PAGE   | PAGE register                      | W, R/W     |
| RESTR  | 0328H   | DIS1HZ  | DIS16HZ | RSTTMR   | RSTALM   | 0       | 0       | 0       | 0      | Reset register                     | Write only |

Note: As for SECR, MINR, HOURLR, DAYR, MONTHR, YEARR of PAGE0, current state is read when read it.

Table 3.13.2 PAGE 1 (Alarm function) Registers

| Symbol | Address | Bit7   | Bit6    | Bit5     | Bit4     | Bit3    | Bit2    | Bit1    | Bit0   | Function                         | Read/Write |
|--------|---------|--------|---------|----------|----------|---------|---------|---------|--------|----------------------------------|------------|
| SECR   | 0320H   |        |         |          |          |         |         |         |        |                                  | R/W        |
| MINR   | 0321H   |        | 40 min. | 20 min.  | 10 min.  | 8 min.  | 4 min.  | 2 min.  | 1 min. | Minute column for alarm          | R/W        |
| HOURLR | 0322H   |        |         | 20 hours | 10 hours | 8 hours | 4 hours | 2 hours | 1 hour | Hour column for alarm            | R/W        |
| DAYR   | 0323H   |        |         |          |          |         | W2      | W1      | W0     | Day of the week column for alarm | R/W        |
| DATER  | 0324H   |        |         | Day 20   | Day 10   | Day 8   | Day 4   | Day 2   | Day 1  | Day column for alarm             | R/W        |
| MONTHR | 0325H   |        |         |          |          |         |         |         | 24/12  | 24-hour clock mode               | R/W        |
| YEARR  | 0326H   |        |         |          |          |         |         | LEAP1   | LEAP0  | Leap-year mode                   | R/W        |
| PAGER  | 0327H   | INTENA |         |          |          | ENATMR  | ENAALM  |         | PAGE   | PAGE register                    | W, R/W     |
| RESTR  | 0328H   | DIS1HZ | DIS16HZ | RSTTMR   | RSTALM   | 0       | 0       | 0       | 0      | Reset register                   | Write only |

## 3.13.4 Detailed Explanation of Control Register

RTCi is not initialized by reset.

Therefore, all registers must be initialized at the l

## (1) Second column register (for PAGE0 only)

|                 |             |              |             |             |             |            |            |            |            |
|-----------------|-------------|--------------|-------------|-------------|-------------|------------|------------|------------|------------|
| SECR<br>(0320H) | <div></div> | 7            | 6           | 5           | 4           | 3          | 2          | 1          | 0          |
|                 | Bit symbol  | <div></div>  | SE6         | SE5         | SE4         | SE3        | SE2        | SE1        | SE0        |
|                 | Read/Write  | <div></div>  | R/W         |             |             |            |            |            |            |
|                 | After reset | <div></div>  | Undefined   |             |             |            |            |            |            |
|                 | Function    | "0" is read. | 40 s column | 20 s column | 10 s column | 8 s column | 4 s column | 2 s column | 1 s column |



|   |   |   |   |   |   |   |      |
|---|---|---|---|---|---|---|------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 s  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 s  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 s  |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 s  |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 5 s  |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 6 s  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 7 s  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 s  |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 s  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10 s |

|   |   |   |   |   |   |   |      |
|---|---|---|---|---|---|---|------|
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19 s |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 s |

|   |   |   |   |   |   |   |      |
|---|---|---|---|---|---|---|------|
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29 s |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 s |

|   |   |   |   |   |   |   |      |
|---|---|---|---|---|---|---|------|
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39 s |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40 s |

|   |   |   |   |   |   |   |      |
|---|---|---|---|---|---|---|------|
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49 s |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50 s |

|   |   |   |   |   |   |   |      |
|---|---|---|---|---|---|---|------|
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 59 s |
|---|---|---|---|---|---|---|------|

## ( 2 ) Minute column register ( for PAGE0/ 1 )

|                 |             |              |                |                |                |               |               |               |               |
|-----------------|-------------|--------------|----------------|----------------|----------------|---------------|---------------|---------------|---------------|
| MINR<br>(0321H) |             | 7            | 6              | 5              | 4              | 3             | 2             | 1             | 0             |
|                 | Bit symbol  |              | MI6            | MI5            | MI4            | MI3           | MI2           | MI1           | MI0           |
|                 | Read/Write  |              | R/W            |                |                |               |               |               |               |
|                 | After reset |              | Undefined      |                |                |               |               |               |               |
|                 | Function    | "0" is read. | 40 min. column | 20 min. column | 10 min. column | 8 min. column | 4 min. column | 2 min. column | 1 min. column |



|   |   |   |   |   |   |   |         |
|---|---|---|---|---|---|---|---------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 min.  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 min.  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 min.  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 min.  |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 min.  |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 5 min.  |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 6 min.  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 7 min.  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 min.  |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 min.  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10 min. |

|   |   |   |   |   |   |   |         |
|---|---|---|---|---|---|---|---------|
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19 min. |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 min. |

|   |   |   |   |   |   |   |         |
|---|---|---|---|---|---|---|---------|
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29 min. |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 min. |

|   |   |   |   |   |   |   |         |
|---|---|---|---|---|---|---|---------|
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39 min. |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40 min. |

|   |   |   |   |   |   |   |         |
|---|---|---|---|---|---|---|---------|
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49 min. |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50 min. |

|   |   |   |   |   |   |   |         |
|---|---|---|---|---|---|---|---------|
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 59 min. |
|---|---|---|---|---|---|---|---------|

## (3) Hour column register (for PAGE0/1)

a. In case of 24-hour clock mode (MONTHR&lt;MOO&gt;

|               | 7            | 6 | 5              | 4              | 3             | 2             | 1             | 0             |
|---------------|--------------|---|----------------|----------------|---------------|---------------|---------------|---------------|
| HOURR (0322H) |              |   | HO5            | HO4            | HO3           | HO2           | HO1           | HO0           |
| Bit symbol    |              |   |                |                |               |               |               |               |
| Read/Write    |              |   | R/W            |                |               |               |               |               |
| After reset   |              |   | Undefined      |                |               |               |               |               |
| Function      | "0" is read. |   | 20 hour column | 10 hour column | 8 hour column | 4 hour column | 2 hour column | 1 hour column |



|   |   |   |   |   |   |           |
|---|---|---|---|---|---|-----------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 o'clock |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 o'clock |
| 0 | 0 | 0 | 0 | 0 | 1 | 2 o'clock |

|   |   |   |   |   |   |            |
|---|---|---|---|---|---|------------|
| 0 | 0 | 1 | 0 | 0 | 0 | 8 o'clock  |
| 0 | 0 | 1 | 0 | 0 | 1 | 9 o'clock  |
| 0 | 1 | 0 | 0 | 0 | 0 | 10 o'clock |

|   |   |   |   |   |   |            |
|---|---|---|---|---|---|------------|
| 0 | 1 | 1 | 0 | 0 | 1 | 19 o'clock |
| 1 | 0 | 0 | 0 | 0 | 0 | 20 o'clock |

|   |   |   |   |   |   |            |
|---|---|---|---|---|---|------------|
| 1 | 0 | 0 | 0 | 1 | 1 | 23 o'clock |
|---|---|---|---|---|---|------------|

b. In case of 12-hour clock mode (MONTHR&lt;MOO&gt;

|               | 7            | 6 | 5                          | 4              | 3             | 2             | 1             | 0             |
|---------------|--------------|---|----------------------------|----------------|---------------|---------------|---------------|---------------|
| HOURR (0322H) |              |   | HO5                        | HO4            | HO3           | HO2           | HO1           | HO0           |
| Bit symbol    |              |   |                            |                |               |               |               |               |
| Read/Write    |              |   | R/W                        |                |               |               |               |               |
| After reset   |              |   | Undefined                  |                |               |               |               |               |
| Function      | "0" is read. |   | PM/ $\overline{\text{AM}}$ | 10 hour column | 8 hour column | 4 hour column | 2 hour column | 1 hour column |



|   |   |   |   |   |   |                |
|---|---|---|---|---|---|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 o'clock (AM) |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 o'clock      |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 o'clock      |
| 0 | 0 | 1 | 0 | 0 | 1 | 9 o'clock      |
| 0 | 1 | 0 | 0 | 0 | 0 | 10 o'clock     |
| 0 | 1 | 0 | 0 | 0 | 1 | 11 o'clock     |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 o'clock (PM) |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 o'clock      |

## ( 4 ) Day of the week column register ( for PAGE0/1 )

|                 |             |              |   |   |   |           |     |     |
|-----------------|-------------|--------------|---|---|---|-----------|-----|-----|
|                 | 7           | 6            | 5 | 4 | 3 | 2         | 1   | 0   |
| DAYR<br>(0323H) | Bit symbol  |              |   |   |   | WE2       | WE1 | WE0 |
|                 | Read/Write  |              |   |   |   | R/W       |     |     |
|                 | After reset |              |   |   |   | Undefined |     |     |
|                 | Function    | "0" is read. |   |   |   | W2        | W1  | W0  |



|   |   |   |           |
|---|---|---|-----------|
| 0 | 0 | 0 | Sunday    |
| 0 | 0 | 1 | Monday    |
| 0 | 1 | 0 | Tuesday   |
| 0 | 1 | 1 | Wednesday |
| 1 | 0 | 0 | Thursday  |
| 1 | 0 | 1 | Friday    |
| 1 | 1 | 0 | Saturday  |

## ( 5 ) Day column register ( for PAGE0/1 )

|                  |             |              |           |        |       |       |       |       |
|------------------|-------------|--------------|-----------|--------|-------|-------|-------|-------|
|                  | 7           | 6            | 5         | 4      | 3     | 2     | 1     | 0     |
| DATER<br>(0324H) | Bit symbol  |              | DA5       | DA4    | DA3   | DA2   | DA1   | DA0   |
|                  | Read/Write  |              | R/W       |        |       |       |       |       |
|                  | After reset |              | Undefined |        |       |       |       |       |
|                  | Function    | "0" is read. | Day 20    | Day 10 | Day 8 | Day 4 | Day 2 | Day 1 |



|   |   |   |   |   |   |         |
|---|---|---|---|---|---|---------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0       |
| 0 | 0 | 0 | 0 | 0 | 1 | 1st day |
| 0 | 0 | 0 | 0 | 1 | 0 | 2nd day |
| 0 | 0 | 0 | 0 | 1 | 1 | 3rd day |
| 0 | 0 | 0 | 1 | 0 | 0 | 4th day |

|   |   |   |   |   |   |          |
|---|---|---|---|---|---|----------|
| 0 | 0 | 1 | 0 | 0 | 1 | 9th day  |
| 0 | 1 | 0 | 0 | 0 | 0 | 10th day |
| 0 | 1 | 0 | 0 | 0 | 1 | 11th day |

|   |   |   |   |   |   |          |
|---|---|---|---|---|---|----------|
| 0 | 1 | 1 | 0 | 0 | 1 | 19th day |
| 1 | 0 | 0 | 0 | 0 | 0 | 20th day |

|   |   |   |   |   |   |          |
|---|---|---|---|---|---|----------|
| 1 | 0 | 1 | 0 | 0 | 1 | 29th day |
| 1 | 1 | 0 | 0 | 0 | 0 | 30th day |
| 1 | 1 | 0 | 0 | 0 | 1 | 31st day |

( 6 ) Month column register ( for PAGE0 only )

|                   |             |              |   |   |           |          |          |          |         |
|-------------------|-------------|--------------|---|---|-----------|----------|----------|----------|---------|
| MONTHR<br>(0325H) |             | 7            | 6 | 5 | 4         | 3        | 2        | 1        | 0       |
|                   | Bit symbol  |              |   |   | MO4       | MO3      | MO2      | MO1      | MO0     |
|                   | Read/Write  |              |   |   | R/W       |          |          |          |         |
|                   | After reset |              |   |   | Undefined |          |          |          |         |
|                   | Function    | "0" is read. |   |   | 10 months | 8 months | 4 months | 2 months | 1 month |



|   |   |   |   |   |           |
|---|---|---|---|---|-----------|
| 0 | 0 | 0 | 0 | 1 | January   |
| 0 | 0 | 0 | 1 | 0 | February  |
| 0 | 0 | 0 | 1 | 1 | March     |
| 0 | 0 | 1 | 0 | 0 | April     |
| 0 | 0 | 1 | 0 | 1 | May       |
| 0 | 0 | 1 | 1 | 0 | June      |
| 0 | 0 | 1 | 1 | 1 | July      |
| 0 | 1 | 0 | 0 | 0 | August    |
| 0 | 1 | 0 | 0 | 1 | September |
| 1 | 0 | 0 | 0 | 0 | October   |
| 1 | 0 | 0 | 0 | 1 | November  |
| 1 | 0 | 0 | 1 | 0 | December  |

( 7 ) Select 24-hour clock ( for PAGE1 only )

|                   |             |              |   |   |   |   |   |   |           |
|-------------------|-------------|--------------|---|---|---|---|---|---|-----------|
| MONTHR<br>(0325H) |             | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0         |
|                   | Bit symbol  |              |   |   |   |   |   |   | MO0       |
|                   | Read/Write  |              |   |   |   |   |   |   | R/W       |
|                   | After reset |              |   |   |   |   |   |   | Undefined |
|                   | Function    | "0" is read. |   |   |   |   |   |   |           |



## ( 8 ) Year column register ( for PAGE0 only )

|             | 7         | 6        | 5        | 4        | 3       | 2       | 1       | 0      |
|-------------|-----------|----------|----------|----------|---------|---------|---------|--------|
| Bit symbol  | YE7       | YE6      | YE5      | YE4      | YE3     | YE2     | YE1     | YE0    |
| Read/Write  | R/W       |          |          |          |         |         |         |        |
| After reset | Undefined |          |          |          |         |         |         |        |
| Function    | 80 years  | 40 years | 20 years | 10 years | 8 years | 4 years | 2 years | 1 year |



|   |   |   |   |   |   |   |   |         |
|---|---|---|---|---|---|---|---|---------|
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 99 year |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 year |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 year |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 year |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 year |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 year |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05 year |

## ( 9 ) Leap-year register ( for PAGE1 only )

|             | 7            | 6 | 5 | 4 | 3 | 2 | 1                               | 0     |
|-------------|--------------|---|---|---|---|---|---------------------------------|-------|
| Bit symbol  |              |   |   |   |   |   | LEAP1                           | LEAP0 |
| Read/Write  |              |   |   |   |   |   | R/W                             |       |
| After reset |              |   |   |   |   |   | Undefined                       |       |
| Function    | "0" is read. |   |   |   |   |   | 00: Leap year                   |       |
|             |              |   |   |   |   |   | 01: One year after leap year    |       |
|             |              |   |   |   |   |   | 10: Two years after leap year   |       |
|             |              |   |   |   |   |   | 11: Three years after leap year |       |



|   |   |  |
|---|---|--|
| 0 | 0 | Current year is leap year              |
| 0 | 1 | Present is next year of a leap year    |
| 1 | 0 | Present is two years after a leap year |
| 1 | 1 | Present is three years after leap year |

## ( 10 ) Setting PAGE register ( for PAGE0/1 )

|               | 7                       | 6            | 5 | 4         | 3                              | 2                              | 1            | 0           |
|---------------|-------------------------|--------------|---|-----------|--------------------------------|--------------------------------|--------------|-------------|
| PAGER (0327H) | INTENA                  |              |   | ADJUST    | ENATMR                         | ENAALM                         |              | PAGE        |
| Read/Write    | R/W                     |              |   | W         | R/W                            |                                |              | R/W         |
| After reset   | 0                       |              |   | Undefined | Undefined                      |                                |              | Undefined   |
| Function      | 1: INT enable<br>(Note) | "0" is read. |   | 1:Adjust  | Timer<br>1:Enable<br>0:Disable | Alarm<br>1:Enable<br>0:Disable | "0" is read. | PAGE select |

Prohibit read-modify-write.

Note: When INTRTC is used, set following,  
 Id (pager), 0 ch  
 Id (pager), 8 ch

|   |               |
|---|---------------|
| 0 | Select Page 0 |
| 1 | Select Page 1 |

|   |  |
|---|--|
| 0 | –  |
| 1 | Adjust sec. counter.<br>When set this bit to 1 the sec. counter become to 0 when the value of sec. counter is 0 to 29. And in case that value of sec. counter is 30 to 59, min. counter is carried and become sec. counter to 0. |

## ( 11 ) Setting reset register ( for PAGE0/1 )

|               | 7         | 6        | 5              | 4             | 3          | 2   | 1   | 0   |
|---------------|-----------|----------|----------------|---------------|------------|-----|-----|-----|
| RESTR (0328H) | DIS1HZ    | DIS16HZ  | RSTTMR         | RSTALM        | RE3        | RE2 | RE1 | RE0 |
| Read/Write    | W         |          |                |               |            |     |     |     |
| After reset   | Undefined |          |                |               |            |     |     |     |
| Function      | 0: 1 Hz   | 0: 16 Hz | 1: Timer reset | 1:Alarm reset | Write "0". |     |     |     |

Prohibit read-modify-write.

|   |                      |
|---|----------------------|
| 0 | –                    |
| 1 | Reset alarm register |

|   |             |
|---|-------------|
| 0 | –           |
| 1 | Timer reset |

|   |   |
|---|---|
| 0 | Enable 16 Hz clock ( $\overline{\text{ALARM}}$ output, INTRTC)  |
| 1 | Disable 16 Hz clock ( $\overline{\text{ALARM}}$ output, INTRTC) |

|   |  |
|---|--|
| 0 | Enable 1 Hz clock ( $\overline{\text{ALARM}}$ output, INTRTC)  |
| 1 | Disable 1 Hz clock ( $\overline{\text{ALARM}}$ output, INTRTC) |

## 3.13.5 Operational Description

## (1) Reading timer data

- a. There is the case, which reads wrong data when happens during the operation which timer data are times with the following and may correct data.





Figure 3.13.2 Flowchart of Timer Data Read

b. Readout of timer  $\overline{\text{ALARM}}$  output used

Timer data can be read by  $\overline{\text{ALARM}}$  output by detecting  $\overline{\text{ALARM}} = 1$  with interrupt routine of INTRTC of 1 Hz.



The reason why read a timer of RTC after reading PORT in interrupt routine of  $\overline{\text{ALARM}} = 1$  is that carry of RTC timer occurs with rising edge of pulse period of 1 Hz. By reading timer during 0.5 second after carry happening, right data (A timer value) can be read.

Figure 3.13.3 Readout of the Timer Table Used  $\overline{\text{ALARM}}$  Output

## (2) Writing timer data

When there is carry on the way of write operation, please write exactly.

Therefore, in order to write in data exactly please

## a. Resetting a divider

In RTC inside, there are 15-stage dividers, which is 32.768kHz. Carry of a timer is not done for one second. Please write in data at this interval.




Figure 3.13.4 Flowchart of Data Write

## b. Disabling the timer

Carry of a timer is prohibited when writing in Oat prevent malfunction by CLOCK HOLD. During a timer period, the CLOCK HOLD circuit holds signal at 1 sec. which is generated by a divider. After becoming a state, a circuit is not able to time out. To revise time and continue operation, the timer - disable state continues for one second or more. During this time, system power is downed and the timer is stopped and time is




Figure 3.13.5 Flowchart of Timer Disable

### 3.13.6 Explanation of the Alarm Function

Can use alarm function by setting of register of PAGE1 to ALARM as follows.

- (1) In accordance of alarm register and the timer, output clock of 1 Hz.
- (2) Output clock of 16 Hz.

Resetting does not initialize RTC. So the case of using flag INTERTCKEY<IRC> after reset.

- (1) In accordance of alarm register and a timer, output

When value of a timer of PAGE1 is accorded with value of ~~PAGER<ENALM>~~ ~~PAGER<ENALM>~~ output ALARM and occur INTRTC.

Follows are ways using alarm.

Initialization of alarm is done by writing in 1 at RESTR. When all alarm becomes don't always accorded with value of occur INTRTC interrupt if PAGER<ENALM> is 1.

Setting alarm min., alarm hour, alarm day and alarm writing in data at each register of PAGE1.

When all setting contents accorded, RTC generates PAGER<ENALM> is 1. However, contents of which does not is considered to always accord.

The contents, which set it up once, cannot be reset independently. Initialization of alarm and resetting

Follows are example program at outputting alarm (PM12:00) every day

```
LD    (PAGER), 09H ; Alarm disable, setting
LD    (RESTR), DOH ; Alarm initialize
LD    (MONTHR), 01H ; 24-hour clock mode
LD    (HOURLR), 12H ; Setting 12 o'clock
LD    (MINR), 00H ; Setting 00 min.
          ; Setup time 31 μs (Note)
LD    (PAGER), 0CH ; Alarm enable
( LD    (PAGER), 8CH ; Interrupt enable )
```

When CPU is operated by high-frequency oscillation clock at 32 kHz, about 30 timer registers are set. In the example, it is necessary to set 31 between setting the enabling the alarm register.

Note: This setup time is unnecessary under SLOW mode when you use only internal interruption.

- (2) When output clock of 1 Hz

RTC outputs clock ALARM 1 Hz by setting up PAGER<ENALM> RESTR<DIS16Z>×DIS16Z. And RTC generates INTRTC in falling edge of the clock.

- (3) When output clock of 16 Hz

RTC outputs clock ALARM 16 Hz by setting up PAGER<ENALM> RESTR<DIS16Z>×DIS16Z. And RTC generates INTRTC in falling edge of the clock.

### 3.14 LCD Controller (LCDC)

The TMP91C820A incorporates two types liquid crystal LCD Driver LSI. One circuit handles a RAM built-in type data in the LCD driver itself and the other type LCD driver must serially transfer LCD display data for each display picture.

Shift-register type LCD driver control mode (SR type)

Set the mode of operation to SR type and LCD driver before start SR type.

After started SR type LCD driver, CPU reads data from data memory. After that LCD outputs data to external through exclusive data bus (D7:0). At this time, LCD specified waveforms synchronizes with data transmission. After finish display data reading, LCDC cancels the bus. As the display RAM, SRAM is used in TMP91C820A.

RAM built-in type LCD driver control mode (RAM mode)

Data transmission to LCD by move instruction of CPU. After setting mode of operation to SFR, when move instruction LCDC outputs chip select signal to LCD driver connect (D1BSCP etc.). Therefore control of data transmission is controlled by software. At this time, LCD controller transmits data output from data bus (D7:0).

This section is constituted as follows.

- 3.14.1 Feature of LCDC of Each Mode
- 3.14.2 Block Diagram
- 3.14.3 SFR
- 3.14.4 Shift-Register Type LCD Driver Control Mode
  - 3.14.4.1 Operation
  - 3.14.4.2 Gray Scale Mode Indication
  - 3.14.4.3 Memory Mapping
  - 3.14.4.4 Hardware Cursor
  - 3.14.4.5 Frame Signal Settlement
  - 3.14.4.6 Timing Charts of Interpreting Memory Command
  - 3.14.4.7 Interface Examples at SR Mode
  - 3.14.4.8 Sample Program
- 3.14.5 RAM Built-in Type LCD Driver Control Mode (RAM Mode)
  - 3.14.5.1 Operation
  - 3.14.5.2 Interface Examples at RAM Mode
  - 3.14.5.3 Sample Program




## 3.14.1 Feature of LCDC of Each Mode

Each feature and operation of pin is as follows.

Table 3.14.1 Feature of LCDC of Each Mode  
(Example: Toshiba made LCD driver T6C13B, T6B66)

|   |                             | Shift Register Type LCD Driver<br>Control Mode  | RAM Built-in Type LCD Driver<br>Control Mode  |
|---|-----------------------------|---|---|
| The number of picture elements can be handled |                             | Common (Row): 128, 160, 200, 240, 320, 400, 480<br>Segment (Column): 128, 160, 240, 320, 400, 480, 560, 640   | There is not a limitation   |
| Display memory data bus width                 |                             | 16-bit fixed  | Depend on the setting of CS/WAIT controller.  |
| LCD driver data bus width                     |                             | 8-bit fixed   |   |
| Transfer rate<br>(at $f_{FPH} = 36$ [MHz])    |                             | Min 55 ns/1 word at SDRAM/BURST<br>Min 111 ns/1 word at SRAM  |   |
| External pins                                 | Data bus (D7 to D0)         | Not used  | Data bus; connect to data bus of LCD driver.  |
|   | LCD data bus: (LD7 to LD0)  | Data bus; connect to data bus of LCD driver.  | Not used  |
|   | Bus state                   | Not used  | Bus state; connect with write enable pin of segment/common driver.  |
|   | Address bus: (A0)           | Not used  | Address 0; connect with D/I pin of segment driver.<br>When A0 = 1 data bus value means display data, when A0 = 0 data bus means instruction data. |
|   | Shift clock pulse: (D1BSCP) | Shift clock pulses; connect with SCP pin of segment driver. Driver latches data bus value by falling edge of this pin.                                  | Chip enable for segment driver 1; connect with $\overline{CE}$ pin of segment driver 1.   |
|   | Latch pulse: (D2BLP)        | Latch pulses output; connect with LP pin of segment/common driver. Display data is renewed in output register in LCD driver by rising edge of this pin. | Chip enable for segment driver 2; connect with $\overline{CE}$ pin of segment driver 2.   |
|   | Frame: (D3BFR)              | LCD frame output; connect with FR pin of segment/common driver.   | Chip enable for segment driver 3; connect with $\overline{CE}$ pin of segment driver 3.   |
|   | Cascade pulse: (DLEBCD)     | Cascade pulses output; connect with DIO1 pin of row driver. These pin outputs 1 shot pulse by every D3BFR pin changes.                                  | Chip enable for common driver; connect with $\overline{LE}$ pin of common driver.   |
| Display off: ( $\overline{DOFF}$ )            |                             | Display off output; connect with $\overline{DSPOF}$ terminal of segment/common driver. L means display off and H means display on.                      |   |

## 3.14.2 Block Diagram



Note: Row means common, and column means segment.

Figure 3.14.1 LCDC Block Diagram

## 3.14.3 SFR

LCD Mode Register

|                    |             |  |  |  |       |                      |  |                                       |  |
|--------------------|-------------|--|--|--|-------|----------------------|--|---------------------------------------|--|
| LCDMODE<br>(04B0H) |             | 7  | 6  | 5  | 4     | 3                    | 2  | 1                                     | 0  |
|                    | Bit symbol  | BAE  | AAE  | SCPW1  | SCPW0 | –                    | BULK   | RAMTYPE                               | MODE   |
|                    | Read/Write  | R/W  | R/W  | R/W  | R/W   | R/W                  | R/W  | R/W                                   | R/W  |
|                    | After reset | 0  | 0  | 1  | 0     | 0                    | 0  | 0                                     | 0  |
|                    | Function    | Used by<br>B AREA<br>0: Disable<br>1: Enable | Used by<br>A AREA<br>0: Disable<br>1: Enable | 00: Base SCP<br>01: 2 clocks<br>10: 4 clocks<br>11: 8 clocks |       | Always<br>write "0". | SDRAM<br>BULK<br>0: 64 Mbits<br>1: 128 Mbits | Display<br>RAM<br>0: SRAM<br>1: SDRAM | LCD<br>driver type<br>selection<br>0: RAM<br>1: SR |

Note 1: <BULK> is effective only if 1 is set to <RAMTYPE>.

Note 2: SCPW [1:0] is introduced in section 3.14.4.6.

Divide FrameRegister

|                   |             |   |      |      |      |      |      |      |      |
|-------------------|-------------|---|------|------|------|------|------|------|------|
| LCDDVM<br>(04B1H) |             | 7   | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|                   | Bit symbol  | FMN7  | FMN6 | FMN5 | FMN4 | FMN3 | FMN2 | FMN1 | FMN0 |
|                   | Read/Write  | R/W   |      |      |      |      |      |      |      |
|                   | After reset | 0   |      |      |      |      |      |      |      |
|                   | Function    | Setting Frame invert adjustment function bit7 to bit0 |      |      |      |      |      |      |      |

LCD Size Setting Register

|                    |             |   |      |                 |      |  |      |                 |      |
|--------------------|-------------|---|------|-----------------|------|--|------|-----------------|------|
| LCDSIZE<br>(04B2H) |             | 7   | 6    | 5               | 4    | 3  | 2    | 1               | 0    |
|                    | Bit symbol  | COM3                                      | COM2 | COM1            | COM0 | SEG3                                       | SEG2 | SEG1            | SEG0 |
|                    | Read/Write  | R/W                                       | R/W  | R/W             | R/W  | R/W  | R/W  | R/W             | R/W  |
|                    | After reset | 0   | 0    | 0               | 0    | 0  | 0    | 0               | 0    |
|                    | Function    | Setting the LCD common number for SR mode |      |                 |      | Setting the LCD segment number for SR type |      |                 |      |
|                    |             | 0000: 128                                 |      | 0101: 400       |      | 0000: 128                                  |      | 0101: 480       |      |
|                    |             | 0001: 160                                 |      | 0110: 480       |      | 0001: 160                                  |      | 0110: 560       |      |
|                    |             | 0010: 200                                 |      |                 |      | 0010: 240                                  |      | 0111: 640       |      |
|                    |             | 0011: 240                                 |      |                 |      | 0011: 320                                  |      |                 |      |
|                    |             | 0100: 320                                 |      | Other: Reserved |      | 0100: 400                                  |      | Other: Reserved |      |

LCD Control Register

LCDCTL  
(04B3H)

|             | 7   | 6  | 5  | 4                 | 3                               | 2   | 1                               | 0   |
|-------------|---|--|--|-------------------|---------------------------------|---|---------------------------------|---|
| Bit symbol  | LCDON   | ALL0   | FRMON  | –                 | FP9                             | MMULCD  | FP8                             | START   |
| Read/Write  | R/W   | R/W  | R/W  | R/W               | R/W                             | R/W   | R/W                             | R/W   |
| After reset | 0   | 0  | 0  | 0                 | 0                               | 0   | 0                               | 0   |
| Function    | $\overline{\text{DOFF}}$ pin<br><br>0: Display OFF<br>1: Display ON | Transfer data of exclusive bus for LCD<br>0: Normal<br>1: All display data 0 | Divided FR mode<br><br>0: Disable<br>1: Enable | Always write "0". | Setting bit9 for $f_{FP}$ [9:0] | Specify address of LCD driver with built-in RAM<br>0: Sequential<br>1: Random | Setting bit8 for $f_{FP}$ [9:0] | Start control in SR type<br><br>0: STOP<br>1: START |

→ LCDC start/stop bit

|   |            |
|---|------------|
| 0 | LCDC START |
| 1 | LCDC STOP  |

→ Type select for internal RAM LCD driver

|   |  |
|---|--|
| 0 | Sequential access type<br>(No address pin in LCD driver) |
| 1 | Random access type<br>(Address pin in LCD driver)        |

→ Frame invert adjustment function

|   |         |
|---|---------|
| 0 | Disable |
| 1 | Enable  |

→ All data of exclusive bus for LCD (LD7:0)

|   |        |
|---|--------|
| 0 | Normal |
| 1 | All 0  |

Note: This bit forces sending data to LCD driver to 0 (Data off) by writing 1. Usually this bit is 0.

→ LCD Driver pin  $\overline{\text{DOFF}}$ 

|   |            |
|---|------------|
| 0 | Driver OFF |
| 1 | Driver ON  |

Note: This bit determines the status of  $\overline{\text{DOFF}}$  pin

0:  $\overline{\text{DOFF}}$  pin outputs 0

1:  $\overline{\text{DOFF}}$  pin outputs 1

LCD f<sub>FP</sub> RegisterLCDFFP  
(04B4H)

|             | 7  | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-------------|--|-----|-----|-----|-----|-----|-----|-----|
| Bit symbol  | FP7                                      | FP6 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 |
| Read/Write  | R/W                                      |     |     |     |     |     |     |     |
| After reset | 0  |     |     |     |     |     |     |     |
| Function    | Setting bit7 to bit0 for f <sub>FP</sub> |     |     |     |     |     |     |     |

LCD Gray Level Setting Register

LCDGL  
(04B5H)

|             | 7 | 6 | 5 | 4 | 3 | 2 | 1   | 0     |
|-------------|---|---|---|---|---|---|---|-------|
| Bit symbol  |   |   |   |   |   |   | GRAY1   | GRAY0 |
| Read/Write  |   |   |   |   |   |   | R/W   |       |
| After reset |   |   |   |   |   |   | 0   | 0     |
| Function    |   |   |   |   |   |   | 00: Monochrome<br>01: 4 levels<br>10: 8 levels<br>11: 16 levels |       |

Table 3.14.2 LCD Start/End Address Register

|             | Start Address Register |                      |                     | End Address Register  |                      |                     |
|-------------|------------------------|----------------------|---------------------|-----------------------|----------------------|---------------------|
|             | H<br>(bit23 to bit16)  | M<br>(bit15 to bit8) | L<br>(bit7 to bit0) | H<br>(bit23 to bit16) | M<br>(bit15 to bit8) | L<br>(bit7 to bit0) |
| A-area      | LSARAH<br>(04C1H)      | LSARAM<br>(04C0H)    | —                   | LEARAH<br>(04C3H)     | LEARAM<br>(04C2H)    | —                   |
| After reset | 40H                    | 00H                  |                     | 40H                   | 00H                  |                     |
| B-area      | LSARBH<br>(04C5H)      | LSARBM<br>(04C4H)    | —                   | LEARBH<br>(04C7H)     | LEARBM<br>(04C6H)    | —                   |
| After reset | 40H                    | 00H                  |                     | 40H                   | 00H                  |                     |
| C-area      | LSARCH<br>(04CAH)      | LSARCM<br>(04C9H)    | LSARCL<br>(04C8H)   | —                     | —                    | —                   |
| After reset | 40H                    | 00H                  | 00H                 |                       |                      |                     |

Note: All registers are available for R (Read)/W (Write).

LCD Cursor Setting Register

LCDCM  
(04B6H)

|             | 7                         | 6                                    | 5 | 4 | 3 | 2 | 1   | 0    |
|-------------|---------------------------|--------------------------------------|---|---|---|---|---|------|
| Bit symbol  | CDE                       | CCS                                  |   |   |   |   | CBE1  | CBE0 |
| Read/Write  | R/W                       | R/W                                  |   |   |   |   | R/W   | R/W  |
| After reset | 0                         | 0                                    |   |   |   |   | 0   | 0    |
| Function    | Cursor<br>0: OFF<br>1: ON | Cursor color<br>0: White<br>1: Black |   |   |   |   | Cursor blink interval<br>(fs:32 kHz)<br>00: Don't blink<br>01: 2 Hz<br>10: 1 Hz<br>11: 0.5 Hz |      |

Note 1: The function of cursor blink is effective only when low-frequency oscillator is input.

Note 2: The function of cursor blink depends on the low-frequency oscillator (fs) even if you use timer out (TA3OUT) as LCDCK.

LCD Cursor Width Setting Register

LDCW  
(04B7H)

|             | 7 | 6 | 5 | 4  | 3   | 2   | 1   | 0   |
|-------------|---|---|---|--|-----|-----|-----|-----|
| Bit symbol  |   |   |   | CW4  | CW3 | CW2 | CW1 | CW0 |
| Read/Write  |   |   |   | R/W  | R/W | R/W | R/W | R/W |
| After reset |   |   |   | 0  | 0   | 0   | 0   | 0   |
| Function    |   |   |   | Cursor width<br>00000: 1 dot (Min)<br>11111: 32 dots (Max) |     |     |     |     |

LCD Cursor Height Setting Register

LCDCH  
(04B8H)

|             | 7 | 6 | 5 | 4   | 3   | 2   | 1   | 0   |
|-------------|---|---|---|---|-----|-----|-----|-----|
| Bit symbol  |   |   |   | CH4   | CH3 | CH2 | CH1 | CH0 |
| Read/Write  |   |   |   | R/W   | R/W | R/W | R/W | R/W |
| After reset |   |   |   | 0   | 0   | 0   | 0   | 0   |
| Function    |   |   |   | Cursor height<br>00000: 1 dot (Min)<br>11111: 32 dots (Max) |     |     |     |     |

LCD Cursor Start Address Setting Register

LCD CPL  
(04BAH)

|             | 7   | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|-------------|---|------|------|------|------|------|------|------|
| Bit symbol  | CAP7  | CAP6 | CAP5 | CAP4 | CAP3 | CAP2 | CAP1 | CAP0 |
| Read/Write  | R/W   | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |
| After reset | 0   | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Function    | Setting bit7 to bit0 for cursor start address |      |      |      |      |      |      |      |

LCD Cursor Start Address Setting Register

LCD CPM  
(04BBH)

|             | 7  | 6     | 5     | 4     | 3     | 2     | 1    | 0    |
|-------------|--|-------|-------|-------|-------|-------|------|------|
| Bit symbol  | CAP15  | CAP14 | CAP13 | CAP12 | CAP11 | CAP10 | CAP9 | CAP8 |
| Read/Write  | R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  |
| After reset | 0  | 0     | 0     | 0     | 0     | 0     | 0    | 0    |
| Function    | Setting bit15 to bit8 for cursor start address |       |       |       |       |       |      |      |

LCD Cursor Start Address Setting Register

LCD CPH  
(04BCH)

|             | 7   | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------------|---|-------|-------|-------|-------|-------|-------|-------|
| Bit symbol  | CAP23   | CAP22 | CAP21 | CAP20 | CAP19 | CAP18 | CAP17 | CAP16 |
| Read/Write  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| After reset | 0   | 1     | 0     | 0     | 0     | 0     | 0     | 0     |
| Function    | Setting bit23 to bit16 for cursor start address |       |       |       |       |       |       |       |

LCD Cursor Hot Point Pixel Number (Bit correction) Setting Register

LCD CP  
(04B9H)

|             | 7 | 6 | 5 | 4 | 3  | 2    | 1    | 0    |
|-------------|---|---|---|---|--|------|------|------|
| Bit symbol  |   |   |   |   | APB3   | APB2 | APB1 | APB0 |
| Read/Write  |   |   |   |   | R/W  |      |      |      |
| After reset |   |   |   |   | 0  |      |      |      |
| Function    |   |   |   |   | Setting bit 3 to bit0 of pixel for correction of hot point<br>(for 1-dot correction) |      |      |      |

LCDC1L, LCDC1H, LCDC2L, LCDC2H, LCDC3L, LCDC3H, LCDR1L, LCDR1H Register

|             | 7   | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|-------------|---|----|----|----|----|----|----|----|
| Bit symbol  | D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read/Write  | Depend on the specification of external LCD driver. |    |    |    |    |    |    |    |
| After reset | Depend on the specification of external LCD driver. |    |    |    |    |    |    |    |
| Function    | Depend on the specification of external LCD driver. |    |    |    |    |    |    |    |

These registers do not exist on TMP91C820A. These are and display registers for external RAM LCD driver.

Address as Table 3. 14. 3 is assigned to the chip enable becomes active when response address.

And, the area of these address becomes external access.

Table 3. 14. 4 shows the address map in the case of co access type LCD driver.

The explanation of MMIO explains this.

This setup is performed by LCDCTL <MMULCD>.

Table 3.14.3 Memory Mapping for Built-in RAM Sequential Access Type

| Register | Address | Purpose<br>Sequential Access Type |              | Chip Enable<br>Terminal | A0<br>Terminal |
|----------|---------|-----------------------------------|--------------|-------------------------|----------------|
| LCDC1L   | 0FE0H   | RAM built-in type<br>driver 1     | Instruction  | D1BSCP                  | 0              |
| LCDC1H   | 0FE1H   |                                   | Display data |                         | 1              |
| LCDC2L   | 0FE2H   | RAM built-in type<br>driver 2     | Instruction  | D2BLP                   | 0              |
| LCDC2H   | 0FE3H   |                                   | Display data |                         | 1              |
| LCDC3L   | 0FE4H   | RAM built-in type<br>driver 3     | Instruction  | D3BFR                   | 0              |
| LCDC3H   | 0FE5H   |                                   | Display data |                         | 1              |
| LCDR1L   | 0FE6H   | ROW driver                        | Instruction  | DLEBCD                  | 0              |
| LCDR1H   | 0FE7H   |                                   | Display data |                         | 1              |

Table 3.14.4 Memory Mapping for Built-in RAM Random Access Type

| Address             | Purpose<br>Random Access Type | Chip Enable<br>Terminal |
|---------------------|-------------------------------|-------------------------|
| 3C0000H to 3CFFFFH  | RAM built-in type driver 1    | D1BSCP                  |
| 3D0000H to 3DFFFFH  | RAM built-in type driver 2    | D2BLP                   |
| 3E0000H to 3EFFFFH  | RAM built-in type driver 3    | D3BFR                   |
| 3F0000H to 3FFFFFFH | RAM built-in type driver 4    | DLEBCD                  |

Note 1: We call built-in RAM sequential access type LCD driver that use register to access to display RAM without address. (e.g., T6B65A, T6C84 etc: mar/2000)

Note 2: We call built-in RAM random access type LCD driver that is same method to access to SRAM. (e.g., T6C23, T6K01 etc: mar/2000)



### 3.14.4 Shift-Register Type LCD Driver Control Mode (SR type)

#### 3.14.4.1 Operation

Set the mode of operation, start address of display level and LCD size to control registers before start. After start it LCD outputs bus release request to data memory. After that LCD outputs of LCD size to external driver through LCD personal address bus (LCD control signal etc.) connected LCD driver output specified waveform transmission. After transmission, LCD cancels the bus and CPU will restart. LCD clock is generated on waveform DLEBCD and D2BLP pins. LCDCK select TAOUT that be frequency oscillator (fs) or internal 32.768kHz by setting <TA3LCDE> register. <TA3LCDE 0> is external reset frequency oscillator (fs) is set.

Note: When set LCDC to SR type, during data reading (during DMA operation), CPU is stopped by internal BUSREQ signal. When using SR type LCDC, programmer need to care the CPU stop time. For detail, see the Table 3.14.8.


## 3.14.4.2 Gray Scale Mode Indication

Monochrome, 4-, 8- and 16-gray scale can be selected by setting <GRAY1: 0>.

And when SDRAM mode, you can select the size of SDRAM by setting <BULK>.

TMP91C820A realize gray scale display by thinning control palette is defined by 16-bit register (LGnL) selected according to the gray scale level (Monochrome, 4-, 8- and 16-gray scale) by 16-bit register (LGnL/H). However, each palette has a initial value, so you can adjust finely which matches to LCD driver you use panel.

Table 3.14.5 Gray Scale Control Palette Default Setting



| Level Code | Density | Data Setting Register (Address/after reset) | bit0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|------------|---------|---|------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|
| F          | 16/16   | LGfH/L (04EF-E/FFFFH)                       | ●    | ● | ● | ● | ● | ● | ● | ● | ● | ● | ●  | ●  | ●  | ●  | ●  | ●  |
| E          | 14/16   | LGEH/L (04ED-C/FDFDH)                       | ●    | ○ | ● | ● | ● | ● | ● | ● | ● | ○ | ●  | ●  | ●  | ●  | ●  | ●  |
| D          | 13/16   | LGdH/L (04EB-A/FDDDH)                       | ●    | ○ | ● | ● | ● | ○ | ● | ● | ● | ○ | ●  | ●  | ●  | ●  | ●  | ●  |
| C          | 12/16   | LGcH/L (04E9-8/DDDDH)                       | ●    | ○ | ● | ● | ● | ○ | ● | ● | ● | ○ | ●  | ●  | ●  | ○  | ●  | ●  |
| B          | 11/16   | LGBH/L (04E7-6/DDD5H)                       | ●    | ○ | ● | ○ | ● | ○ | ● | ● | ● | ○ | ●  | ●  | ●  | ○  | ●  | ●  |
| A          | 10/16   | LGAH/L (04E5-4/D5D5H)                       | ●    | ○ | ● | ○ | ● | ○ | ● | ● | ● | ○ | ●  | ○  | ●  | ○  | ●  | ●  |
| 9          | 9/16    | LG9H/L (04E3-2/D555H)                       | ●    | ○ | ● | ○ | ● | ○ | ● | ○ | ● | ○ | ●  | ○  | ●  | ○  | ●  | ●  |
| 8          | 8/16    | LG8H/L (04E1-0/AAAAH)                       | ○    | ● | ○ | ● | ○ | ● | ○ | ● | ○ | ● | ○  | ●  | ○  | ●  | ○  | ●  |
| 7          | 7/16    | LG7H/L (04DF-E/8AAAH)                       | ○    | ● | ○ | ● | ○ | ● | ○ | ● | ○ | ● | ○  | ●  | ○  | ○  | ○  | ●  |
| 6          | 6/16    | LG6H/L (04DD-C/8A8AH)                       | ○    | ● | ○ | ● | ○ | ○ | ○ | ● | ○ | ● | ○  | ●  | ○  | ○  | ○  | ●  |
| 5          | 5/16    | LG5H/L (04DB-A/888AH)                       | ○    | ● | ○ | ● | ○ | ○ | ○ | ● | ○ | ○ | ○  | ●  | ○  | ○  | ○  | ●  |
| 4          | 4/16    | LG4H/L (04D9-8/8888H)                       | ○    | ○ | ○ | ● | ○ | ○ | ○ | ● | ○ | ○ | ○  | ●  | ○  | ○  | ○  | ●  |
| 3          | 3/16    | LG3H/L (04D7-6/8880H)                       | ○    | ○ | ○ | ○ | ○ | ○ | ○ | ● | ○ | ○ | ○  | ●  | ○  | ○  | ○  | ●  |
| 2          | 2/16    | LG2H/L (04D5-4/8080H)                       | ○    | ○ | ○ | ○ | ○ | ○ | ○ | ● | ○ | ○ | ○  | ○  | ○  | ○  | ○  | ●  |
| 1          | 1/16    | LG1H/L (04D3-2/8000H)                       | ○    | ○ | ○ | ○ | ○ | ○ | ○ | ○ | ○ | ○ | ○  | ○  | ○  | ○  | ○  | ●  |
| 0          | 0/16    | LG0H/L (04D1-0/0000H)                       | ○    | ○ | ○ | ○ | ○ | ○ | ○ | ○ | ○ | ○ | ○  | ○  | ○  | ○  | ○  | ○  |

●: Display ON, ○: Display OFF

Table 3.14.6 Gray Scale Control Palette Effective Registers for Each Gray Level

|               | LG0 | LG1 | LG2 | LG3 | LG4 | LG5 | LG6 | LG7 | LG8 | LG9 | LGA | LGB | LGC | LGD | LGE | LGE |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|               | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H | L/H |
| 16-gray level | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   | ●   |
| 8-gray level  | ●   | ×   | ●   | ×   | ●   | ×   | ●   | ×   | ●   | ×   | ●   | ×   | ●   | ×   | ×   | ●   |
| 4-gray level  | ●   | ×   | ×   | ×   | ●   | ×   | ×   | ×   | ●   | ×   | ×   | ×   | ×   | ×   | ×   | ●   |
| Monochrome    | ●   |     |     |     |     |     |     |     |     |     |     |     |     |     |     | ●   |

×: Don't care, ●: Effective

## 3.14.4.3 Memory Mapping

The LCD can display the LCD panel image divided horizontally into three parts; upper, middle and lower. Each area calls A, B and C area. Characteristics showing below.

Start/end address of each area in the physical memory is defined by LCD start/end address registers (See Table 3.14.2). (The start address is the start address.)

A and B areas are selectable enable or not in LCD Mode. If the C area is enabled, the C area takes over all panel space.

The displaying priority is A area > B area > C area. When the C area is defined as all C area (That is A and B area are disabled), the LCD panel and A area is inserted from the top of the C area set to enable while the panel area is defined as the bottom of the C area overlapping.




Figure 3.14.2 Memory Mapping from Physical Memory to LCD Panel

- Display memory mapping and panning function  
 LCD can change the panel window if only you change A and B area can be vertical panned by changing I/O address. A and B area can be vertical and horizontal panned and column address. An important thing is that display data from SRAM cannot be input continuously. If you use the panning function, row address of display RAM corresponds to 1st line of display data of 2nd line cannot be set within the display RAM. Even if the necessary data cannot fill the capacity of 1st row address of display RAM. Address of panel is equal to address of display RAM. And another important thing is, this limitation of display RAM without address multiplex. When you use SDRAM, you can select the size for display RAM capacity of SRAM, display RAM capacity is fixed to 512 bytes.




Figure 3.14.3 Memory Mapping Image for SRAM as Display RAM (Only A and B area)

TMP91C820A can select from monochrome, 4 gray, 8 gray and 16 gray. With the intrinsic property of gray levels, a pixel has different memory size. A pixel uses 1 bit in memory for monochrome, 2 bits in memory for 4 gray, 3 bits for 8 gray and 4 bits for 16 gray. It has some differences for each gray of memory.




Figure 3.14.4 Gray display and using bit in memory

And "px" in above Figures 3.14.4 and 3.14.5 is the image of LCD panel (Figure 3.14.5). But TMP91C820A outputs data of px0~px15 to PEO (LDO). Therefore PEO (LDO) should be connected to DI 7) according to LCD driver you use. Please note that the data differs from LCD controller 1 bus of TOS (TMP91C815, TMP91C016, TMP91C025 etc.).




Figure 3.14.5 Connection between LCD Bus of TMP91C820A and Data Bus of LCDD


## 3.14.4.4 Hardware Cursor

TMP91C820A has a cursor that is visible on the screen and its size can be set. The maximum size is 32X32.

A programmer can control the cursor attributes by registers, for example color (white/black), blink, pixel location. Its space location is specified by registers (3.14.6.)

The precise location of the hot point is determined by registers. LCDCPM, LCDOP, pixel correction number (LCDCP). For pixel for display is formed in 2 data under 4-gray mode. Location of hot point every pixel by setting pixel number register (LCDCP).

Cursor image is showed in the screen. It is able to be set, 4-gray mode, start address 410004\_hex and correction pixel number (LCDCP) location figure.



Note: TMP91C820A sets the hardware cursor in the memory address. If panning function is set to enable during hardware cursor displaying, the cursor in the pannel moves, but start address of cursor is not changed.

Figure 3.14.6 Cursor Hot Point Position and Size, Cursor start address

LCD Cursor Setting Register

|             |                           |                                      |   |   |   |   |  |      |
|-------------|---------------------------|--------------------------------------|---|---|---|---|--|------|
|             | 7                         | 6                                    | 5 | 4 | 3 | 2 | 1  | 0    |
| Bit symbol  | CDE                       | CCS                                  |   |   |   |   | CBE1   | CBE0 |
| Read/Write  | R/W                       | R/W                                  |   |   |   |   | R/W  | R/W  |
| After reset | 0                         | 0                                    |   |   |   |   | 0  | 0    |
| Function    | Cursor<br>0: OFF<br>1: ON | Cursor color<br>0: White<br>1: Black |   |   |   |   | Cursor blink interval<br>(fs: 32 kHz)<br>00: Don't blink<br>01: 2 Hz<br>10: 1 Hz<br>11: 0.5 Hz |      |

Note 1: The function of cursor blink is effective only when low-frequency oscillator is input.

Note 2: The function of cursor blink depends on the low-frequency oscillator (fs) even if you use timer out "TA3OUT" as LCDCK.

LCD Cursor Width Setting Register

|             |   |   |   |  |     |     |     |     |
|-------------|---|---|---|--|-----|-----|-----|-----|
|             | 7 | 6 | 5 | 4  | 3   | 2   | 1   | 0   |
| Bit symbol  |   |   |   | CW4  | CW3 | CW2 | CW1 | CW0 |
| Read/Write  |   |   |   | R/W  | R/W | R/W | R/W | R/W |
| After reset |   |   |   | 0  | 0   | 0   | 0   | 0   |
| Function    |   |   |   | Cursor width<br>00000: 1 dot (MIN)<br>11111: 32 dots (MAX) |     |     |     |     |

LCD Cursor Height Setting Register

|             |   |   |   |   |     |     |     |     |
|-------------|---|---|---|---|-----|-----|-----|-----|
|             | 7 | 6 | 5 | 4   | 3   | 2   | 1   | 0   |
| Bit symbol  |   |   |   | CH4   | CH3 | CH2 | CH1 | CH0 |
| Read/Write  |   |   |   | R/W   | R/W | R/W | R/W | R/W |
| After reset |   |   |   | 0   | 0   | 0   | 0   | 0   |
| Function    |   |   |   | Cursor height<br>00000: 1 dot (MIN)<br>11111: 32 dots (MAX) |     |     |     |     |

LCD Cursor Start Address Setting Register

|             |   |      |      |      |      |      |      |      |
|-------------|---|------|------|------|------|------|------|------|
|             | 7   | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit symbol  | CAP7  | CAP6 | CAP5 | CAP4 | CAP3 | CAP2 | CAP1 | CAP0 |
| Read/Write  | R/W   | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |
| After reset | 0   | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Function    | Setting bit7 to bit0 for cursor start address |      |      |      |      |      |      |      |

LCD Cursor Start Address Setting Register

|             |  |       |       |       |       |       |      |      |
|-------------|--|-------|-------|-------|-------|-------|------|------|
|             | 7  | 6     | 5     | 4     | 3     | 2     | 1    | 0    |
| Bit symbol  | CAP15  | CAP14 | CAP13 | CAP12 | CAP11 | CAP10 | CAP9 | CAP8 |
| Read/Write  | R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  |
| After reset | 0  | 0     | 0     | 0     | 0     | 0     | 0    | 0    |
| Function    | Setting bit15 to bit8 for cursor start address |       |       |       |       |       |      |      |

LCD Cursor Start Address Setting Register

|             |   |       |       |       |       |       |       |       |
|-------------|---|-------|-------|-------|-------|-------|-------|-------|
|             | 7   | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| Bit symbol  | CAP23   | CAP22 | CAP21 | CAP20 | CAP19 | CAP18 | CAP17 | CAP16 |
| Read/Write  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| After reset | 0   | 1     | 0     | 0     | 0     | 0     | 0     | 0     |
| Function    | Setting bit23 to bit16 for cursor start address |       |       |       |       |       |       |       |

| LCD Cursor Hot Point Pixel correction Setting Register |             |   |   |   |   |  |      |      |      |
|--|-------------|---|---|---|---|--|------|------|------|
| LCDCP<br>(04B9H)                                       |             | 7 | 6 | 5 | 4 | 3  | 2    | 1    | 0    |
|  | Bit symbol  |   |   |   |   | APB3   | APB2 | APB1 | APB0 |
|  | Read/Write  |   |   |   |   | R/W  |      |      |      |
|  | After reset |   |   |   |   | 0  |      |      |      |
|  | Function    |   |   |   |   | Setting bit3 to bit0 for correction of hot point<br>(for 1-dot correction) |      |      |      |

Table 3.14.7 Pixel correct and register setting

|   |  |  |
|---|--|--|
| In case of monochrome<br>(SRAM mode)                                  | 0000: 0 Pixel correct<br>0111: 7 Pixels correct<br>1111: 15 Pixels correct                         |  |
| In case of monochrome<br>(SDRAM mode) and 4 gray<br>(SRAM/SDRAM mode) | x000: 0 Pixel correct<br>x001: 1 Pixel correct<br>x010: 2 Pixels correct<br>x011: 3 Pixels correct | x100: 4 Pixels correct<br>x101: 5 Pixels correct<br>x110: 6 Pixels correct<br>x111: 7 Pixels correct |
| In case of 8 gray and 16 gray<br>(SRAM/SDRAM mode)                    | xx00: 0 Pixel correct<br>xx01: 1 Pixel correct   | xx10: 2 Pixels correct<br>xx11: 3 Pixels correct   |

X: Don't care

Here, it is possible to correct the hot point by setting the cursor start address before the pixel number should be adjusted in response to the gray level.

For example, When 4-gray and 16-bit BUS mode, correction of the hot point can be started by setting the cursor start address to 0. Similarly correction on pixels 15 should be done in 16-gray mode.

(e.g.) When monochrome mode, cursor start address = 0 (LCD cursor size 88)




Figure 3.14.7 The Location Hot Point by Setting of Pixel



## 3.14.4.5 Frame Signal Settlement

TMP91C820A defines so called frame period (Refresh value set [9:0]). DLEBCD pin outputs pulse every frame. Usually outputs the signal inverts polarity every frame. And TMP91C820A has a special function that can set polarity irrelevant to above frame frequency for the of display.

LCD Control Register

|                   |             |  |   |  |                   |  |  |  |   |
|-------------------|-------------|--|---|--|-------------------|--|--|--|---|
| LCDCTL<br>(04B3H) |             | 7  | 6   | 5  | 4                 | 3                                      | 2  | 1                                      | 0   |
|                   | Bit symbol  | LCDON  | ALL0  | FRMON                                      | –                 | FP9                                    | MMULCD   | FP8                                    | START   |
|                   | Read/Write  | R/W  | R/W   | R/W  | R/W               | R/W                                    | R/W  | R/W                                    | R/W   |
|                   | After reset | 0  | 0   | 0  | 0                 | 0                                      | 0  | 0                                      | 0   |
|                   | Function    | DOFF port<br><br>0: Display OFF<br>1: Display ON | Setting all column ports to 0<br>0: Normal<br>1: All display data 0 | Divided FR mode<br>0: Disable<br>1: Enable | Always write "0". | Setting bit9 for f <sub>FP</sub> [9:0] | Specify address of LCD driver with built-in RAM<br><br>0: OFF<br>1: ON | Setting bit8 for f <sub>FP</sub> [9:0] | Start control in SR mode<br><br>0: Stop<br>1: Start |

LCD f<sub>FP</sub> Register

|                   |             |  |     |     |     |     |     |     |     |
|-------------------|-------------|--|-----|-----|-----|-----|-----|-----|-----|
| LCDFFP<br>(04B4H) |             | 7  | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|                   | Bit symbol  | FP7                                      | FP6 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 |
|                   | Read/Write  | R/W                                      |     |     |     |     |     |     |     |
|                   | After reset | 0  |     |     |     |     |     |     |     |
|                   | Function    | Setting bit7 to bit0 for f <sub>FP</sub> |     |     |     |     |     |     |     |

Divide FRM Register

|                   |             |                          |      |      |      |      |      |      |      |
|-------------------|-------------|--------------------------|------|------|------|------|------|------|------|
| LCDDVM<br>(04B1H) |             | 7                        | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|                   | Bit symbol  | FMN7                     | FMN6 | FMN5 | FMN4 | FMN3 | FMN2 | FMN1 | FMN0 |
|                   | Read/Write  | R/W                      |      |      |      |      |      |      |      |
|                   | After reset | 0                        |      |      |      |      |      |      |      |
|                   | Function    | Setting DVM bit7 to bit0 |      |      |      |      |      |      |      |

## (1) Frame frequency setting

Basic frame period; DLEBCD is a constant for the display setting mentioned above. However, this setting is generally a number, frame period can be set by the DLEBCD. This cannot correct frame frequency if the DLEBCD is not set. If the frame frequency is higher or detailed, please refer to the equation to calculate frame period.

Frame period  $\text{LCDCK} \times f_{FP}$  [Hz] D: Constant for each common number  
 $f_{FP}$ : Setting of register  
 LCDCK: Source clock of LCD  
 (Low clock is usually selected)

Please select the value as the frame period you want from Table 3.14.7.

Note: Please make the value set to  $f_{FP}$  [9:0] into the following range.

COM (common number) 0 ~ 24

(e.g.) In the case where frame period is set to 72.1

$f_{FP} = 240 \text{ (COM) } 30312FH \text{ (by Table 3.14.8)}$

Therefore, LCDCTL <FP8>FFFP <FP8> setup.

## (2) Frame invert adjustment function

This mode can prevent the deterioration of display. If N is set in (LCDDVM) register while this function (LCDCTL) (<FRMON> "1"), D3BFR pin outputs the signal (D2BLP x N) timing.

If this function is not necessary, D3BFR pin output frequency of DLEBCD pin is set to the same as the DLEBCD pin. (= LCDCTL <O>).

And it is no change in the DLEBCD pin by LCDDVM setting.

Note: Effects of this function have some differences as the LCD driver or LCD panel you use actually.

## (3) Timer out LCDCK

LCD source clock (LCDCK) comes from 13.2768 [kHz] (TA3OUT) outputs from internal TMRA23.

(e.g.) Here indicates the method that frame period is 60 [Hz] (LCD28 COM)

The next equation calculates frame period.

Frame period [Hz] =  $\frac{1}{T_P}$  (Hz) LP The period of D2BLP

Source clock for LCD defines as XT [Hz] and then the

$T_P = D / XT$  D: The value is 3 at 128 COM

Therefore if you set the frame period at 70 [Hz] and

$XT = 1283.570$

$= 26880$  [Hz]

XT should be above value.

In order to make XT = 26880 [Hz] = 6 [MHz] with timer 3,

$1 / XT = 3 \times 8 / f_c$  [s] T3: The value of timer register

in short,  $f_c = XT \times 3$  [Hz]

However (TA3REG) is 13.95 after calculate, it's in under a decimal point.

So if (TA3REG) is set to 13.95 [Hz]. And because of D

Frame period =  $26880 / (3 \times 13.95)$

$= 75.12$  [Hz]

Further, if 136 (+80) with correction,

Frame period =  $26880 / (3 \times 136)$

$= 70.70$  [Hz]

Reference: To maintain quality for display, please use gray scale.

(You have to use frame frequency setting for timer out LCDCK.)

Monochrome: Frame period = 70 [Hz]

4 or 8 or 16 gray: Frame period = 140 [Hz]




Figure 3.14.8 Timing Diagram for SR Mode




Figure 3.14.9 Timing Diagram for SR Mode (Detail)

D3BFR waveform (in case of FF24 and CDDVM0BM17:0) >




Figure 3.14.10 D2BLP and D3BFR Waveform

Table 3.14.8  $f_{FP}$  Table for Each Common Number (1/2)

| D          | 3     | 2.5   | 2     | 1.5   | 1.5   | 1     | 1     | Unit |
|------------|-------|-------|-------|-------|-------|-------|-------|------|
| COM number | 128   | 160   | 200   | 240   | 320   | 400   | 480   | COM  |
| COM + 0    | 85.33 | 81.92 | 81.92 | 91.02 | 68.27 | 81.92 | 68.27 | Hz   |
| COM + 1    | 84.67 | 81.41 | 81.51 | 90.64 | 68.05 | 81.72 | 68.12 |      |
| COM + 2    | 84.02 | 80.91 | 81.11 | 90.27 | 67.84 | 81.51 | 67.98 |      |
| COM + 3    | 83.38 | 80.41 | 80.71 | 89.90 | 67.63 | 81.31 | 67.84 |      |
| COM + 4    | 82.75 | 79.92 | 80.31 | 89.53 | 67.42 | 81.11 | 67.70 |      |
| COM + 5    | 82.13 | 79.44 | 79.92 | 89.16 | 67.22 | 80.91 | 67.56 |      |
| COM + 6    | 81.51 | 78.96 | 79.53 | 88.80 | 67.01 | 80.71 | 67.42 |      |
| COM + 7    | 80.91 | 78.49 | 79.15 | 88.44 | 66.81 | 80.51 | 67.29 |      |
| COM + 8    | 80.31 | 78.02 | 78.77 | 88.09 | 66.60 | 80.31 | 67.15 |      |
| COM + 9    | 79.73 | 77.56 | 78.39 | 87.73 | 66.40 | 80.12 | 67.01 |      |
| COM + 10   | 79.15 | 77.10 | 78.02 | 87.38 | 66.20 | 79.92 | 66.87 |      |
| COM + 11   | 78.58 | 76.65 | 77.65 | 87.03 | 66.00 | 79.73 | 66.74 |      |
| COM + 12   | 78.02 | 76.20 | 77.28 | 86.69 | 65.80 | 79.53 | 66.60 |      |
| COM + 13   | 77.47 | 75.76 | 76.92 | 86.35 | 65.60 | 79.34 | 66.47 |      |
| COM + 14   | 76.92 | 75.33 | 76.56 | 86.01 | 65.41 | 79.15 | 66.33 |      |
| COM + 15   | 76.38 | 74.90 | 76.20 | 85.67 | 65.21 | 78.96 | 66.20 |      |
| COM + 16   | 75.85 | 74.47 | 75.85 | 85.33 | 65.02 | 78.77 | 66.06 |      |
| COM + 17   | 75.33 | 74.05 | 75.50 | 85.00 | 64.82 | 78.58 | 65.93 |      |
| COM + 18   | 74.81 | 73.64 | 75.16 | 84.67 | 64.63 | 78.39 | 65.80 |      |
| COM + 19   | 74.30 | 73.22 | 74.81 | 84.34 | 64.44 | 78.21 | 65.67 |      |
| COM + 20   | 73.80 | 72.82 | 74.47 | 84.02 | 64.25 | 78.02 | 65.54 |      |
| COM + 21   | 73.31 | 72.42 | 74.14 | 83.70 | 64.06 | 77.83 | 65.41 |      |
| COM + 22   | 72.82 | 72.02 | 73.80 | 83.38 | 63.88 | 77.65 | 65.27 |      |
| COM + 23   | 72.34 | 71.62 | 73.47 | 83.06 | 63.69 | 77.47 | 65.15 |      |
| COM + 24   | 71.86 | 71.23 | 73.14 | 82.75 | 63.50 | 77.28 | 65.02 |      |
| COM + 25   | 71.39 | 70.85 | 72.82 | 82.44 | 63.32 | 77.10 | 64.89 |      |
| COM + 26   | 70.93 | 70.47 | 72.50 | 82.13 | 63.14 | 76.92 | 64.76 |      |
| COM + 27   | 70.47 | 70.09 | 72.18 | 81.82 | 62.95 | 76.74 | 64.63 |      |
| COM + 28   | 70.02 | 69.72 | 71.86 | 81.51 | 62.77 | 76.56 | 64.50 |      |
| COM + 29   | 69.57 | 69.35 | 71.55 | 81.21 | 62.59 | 76.38 | 64.38 |      |
| COM + 30   | 69.13 | 68.99 | 71.23 | 80.91 | 62.42 | 76.20 | 64.25 |      |
| COM + 31   | 68.70 | 68.62 | 70.93 | 80.61 | 62.24 | 76.03 | 64.13 |      |
| COM + 32   | 68.27 | 68.27 | 70.62 | 80.31 | 62.06 | 75.85 | 64.00 |      |
| COM + 33   | 67.84 | 67.91 | 70.32 | 80.02 | 61.88 | 75.68 | 63.88 |      |
| COM + 34   | 67.42 | 67.56 | 70.02 | 79.73 | 61.71 | 75.50 | 63.75 |      |
| COM + 35   | 67.01 | 67.22 | 69.72 | 79.44 | 61.54 | 75.33 | 63.63 |      |
| COM + 36   | 66.60 | 66.87 | 69.42 | 79.15 | 61.36 | 75.16 | 63.50 |      |
| COM + 37   | 66.20 | 66.53 | 69.13 | 78.86 | 61.19 | 74.98 | 63.38 |      |
| COM + 38   | 65.80 | 66.20 | 68.84 | 78.58 | 61.02 | 74.81 | 63.26 |      |
| COM + 39   | 65.41 | 65.87 | 68.55 | 78.30 | 60.85 | 74.64 | 63.14 |      |
| COM + 40   | 65.02 | 65.54 | 68.27 | 78.02 | 60.68 | 74.47 | 63.02 |      |
| COM + 41   | 64.63 | 65.21 | 67.98 | 77.74 | 60.51 | 74.30 | 62.89 |      |
| COM + 42   | 64.25 | 64.89 | 67.70 | 77.47 | 60.35 | 74.14 | 62.77 |      |
| COM + 43   | 63.88 | 64.57 | 67.42 | 77.19 | 60.18 | 73.97 | 62.65 |      |
| COM + 44   | 63.50 | 64.25 | 67.15 | 76.92 | 60.01 | 73.80 | 62.53 |      |
| COM + 45   | 63.14 | 63.94 | 66.87 | 76.65 | 59.85 | 73.64 | 62.42 |      |
| COM + 46   | 62.77 | 63.63 | 66.60 | 76.38 | 59.69 | 73.47 | 62.30 |      |
| COM + 47   | 62.42 | 63.32 | 66.33 | 76.12 | 59.52 | 73.31 | 62.18 |      |
| COM + 48   | 62.06 | 63.02 | 66.06 | 75.85 | 59.36 | 73.14 | 62.06 |      |
| COM + 49   | 61.71 | 62.71 | 65.80 | 75.59 | 59.20 | 72.98 | 61.94 |      |
| COM + 50   | 61.36 | 62.42 | 65.54 | 75.33 | 59.04 | 72.82 | 61.83 |      |
| COM + 51   | 61.02 | 62.12 | 65.27 | 75.07 | 58.88 | 72.66 | 61.71 |      |

Table 3.14.9  $f_{FP}$  Table for Each Common Number (2/2)

| D          | 3     | 2.5   | 2     | 1.5   | 1.5   | 1     | 1     | Unit |
|------------|-------|-------|-------|-------|-------|-------|-------|------|
| COM number | 128   | 160   | 200   | 240   | 320   | 400   | 480   | COM  |
| COM + 52   | 60.68 | 61.83 | 65.02 | 74.81 | 58.72 | 72.50 | 61.59 | Hz   |
| COM + 53   | 60.35 | 61.54 | 64.76 | 74.56 | 58.57 | 72.34 | 61.48 |      |
| COM + 54   | 60.01 | 61.25 | 64.50 | 74.30 | 58.41 | 72.18 | 61.36 |      |
| COM + 55   | 59.69 | 60.96 | 64.25 | 74.05 | 58.25 | 72.02 | 61.25 |      |
| COM + 56   | 59.36 | 60.68 | 64.00 | 73.80 | 58.10 | 71.86 | 61.13 |      |
| COM + 57   | 59.04 | 60.40 | 63.75 | 73.55 | 57.95 | 71.70 | 61.02 |      |
| COM + 58   | 58.72 | 60.12 | 63.50 | 73.31 | 57.79 | 71.55 | 60.91 |      |
| COM + 59   | 58.41 | 59.85 | 63.26 | 73.06 | 57.64 | 71.39 | 60.79 |      |
| COM + 60   | 58.10 | 59.58 | 63.02 | 72.82 | 57.49 | 71.23 | 60.68 |      |
| COM + 61   | 57.79 | 59.31 | 62.77 | 72.58 | 57.34 | 71.08 | 60.57 |      |
| COM + 62   | 57.49 | 59.04 | 62.53 | 72.34 | 57.19 | 70.93 | 60.46 |      |
| COM + 63   | 57.19 | 58.78 | 62.30 | 72.10 | 57.04 | 70.77 | 60.35 |      |
| COM + 64   | 56.89 | 58.51 | 62.06 | 71.86 | 56.89 | 70.62 | 60.24 |      |
| COM + 65   | 56.59 | 58.25 | 61.83 | 71.62 | 56.74 | 70.47 | 60.12 |      |
| COM + 66   | 56.30 | 58.00 | 61.59 | 71.39 | 56.59 | 70.32 | 60.01 |      |
| COM + 67   | 56.01 | 57.74 | 61.36 | 71.16 | 56.45 | 70.17 | 59.90 |      |
| COM + 68   | 55.73 | 57.49 | 61.13 | 70.93 | 56.30 | 70.02 | 59.80 |      |
| COM + 69   | 55.45 | 57.24 | 60.91 | 70.70 | 56.16 | 69.87 | 59.69 |      |
| COM + 70   | 55.16 | 56.99 | 60.68 | 70.47 | 56.01 | 69.72 | 59.58 |      |
| COM + 71   | 54.89 | 56.74 | 60.46 | 70.24 | 55.87 | 69.57 | 59.47 |      |
| COM + 72   | 54.61 | 56.50 | 60.24 | 70.02 | 55.73 | 69.42 | 59.36 |      |
| COM + 73   | 54.34 | 56.25 | 60.01 | 69.79 | 55.59 | 69.28 | 59.25 |      |
| COM + 74   | 54.07 | 56.01 | 59.80 | 69.57 | 55.45 | 69.13 | 59.15 |      |
| COM + 75   | 53.81 | 55.78 | 59.58 | 69.35 | 55.30 | 68.99 | 59.04 |      |
| COM + 76   | 53.54 | 55.54 | 59.36 | 69.13 | 55.16 | 68.84 | 58.94 |      |
| COM + 77   | 53.28 | 55.30 | 59.15 | 68.91 | 55.03 | 68.70 | 58.83 |      |
| COM + 78   | 53.02 | 55.07 | 58.94 | 68.70 | 54.89 | 68.55 | 58.72 |      |
| COM + 79   | 52.77 | 54.84 | 58.72 | 68.48 | 54.75 | 68.41 | 58.62 |      |
| COM + 80   | 52.51 | 54.61 | 58.51 | 68.27 | 54.61 | 68.27 | 58.51 |      |

Note: Above value is at  $f_s = 32.768$  [kHz].

Table 3.14.10 Performance Listing for Each Segment and Common Number

64-Mbit SDRAM/BURST 4 GRAY

|     |                   | COM | 128  | 160  | 200  | 240  | 320  | 400   | 480   |      |
|-----|-------------------|-----|------|------|------|------|------|-------|-------|------|
|     | D                 |     | 3    | 3    | 2    | 2    | 2    | 1     | 1     | Unit |
|     | t <sub>LP</sub>   |     | 91.6 | 76.3 | 61.0 | 45.8 | 45.8 | 30.5  | 30.5  | μs   |
| SEG |                   |     |      |      |      |      |      |       |       |      |
| 128 | t <sub>STOP</sub> |     | 0.89 | 0.89 | 0.89 | 0.89 | 0.89 | 0.89  | 0.89  | μs   |
|     | rate              |     | 0.97 | 1.17 | 1.46 | 1.94 | 1.94 | 2.91  | 2.91  | %    |
| 160 | t <sub>STOP</sub> |     | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11  | 1.11  | μs   |
|     | rate              |     | 1.21 | 1.46 | 1.82 | 2.43 | 2.43 | 3.64  | 3.64  | %    |
| 240 | t <sub>STOP</sub> |     | 1.67 | 1.67 | 1.67 | 1.67 | 1.67 | 1.67  | 1.67  | μs   |
|     | rate              |     | 1.82 | 2.18 | 2.73 | 3.64 | 3.64 | 5.46  | 5.46  | %    |
| 320 | t <sub>STOP</sub> |     | 2.22 | 2.22 | 2.22 | 2.22 | 2.22 | 2.22  | 2.22  | μs   |
|     | rate              |     | 2.43 | 2.91 | 3.64 | 4.85 | 4.85 | 7.28  | 7.28  | %    |
| 400 | t <sub>STOP</sub> |     | 2.78 | 2.78 | 2.78 | 2.78 | 2.78 | 2.78  | 2.78  | μs   |
|     | rate              |     | 3.03 | 3.64 | 4.55 | 6.07 | 6.07 | 9.10  | 9.10  | %    |
| 480 | t <sub>STOP</sub> |     | 3.33 | 3.33 | 3.33 | 3.33 | 3.33 | 3.33  | 3.33  | μs   |
|     | rate              |     | 3.64 | 4.37 | 5.46 | 7.28 | 7.28 | 10.92 | 10.92 | %    |
| 560 | t <sub>STOP</sub> |     | 3.89 | 3.89 | 3.89 | 3.89 | 3.89 | 3.89  | 3.89  | μs   |
|     | rate              |     | 4.25 | 5.10 | 6.37 | 8.50 | 8.50 | 12.74 | 12.74 | %    |
| 640 | t <sub>STOP</sub> |     | 4.44 | 4.44 | 4.44 | 4.44 | 4.44 | 4.44  | 4.44  | μs   |
|     | rate              |     | 4.85 | 5.83 | 7.28 | 9.71 | 9.71 | 14.56 | 14.56 | %    |

64-Mbit SDRAM/BURST 8 GRAY/16 GRAY

|     |                   | COM | 128   | 160   | 200   | 240   | 320   | 400   | 480   |      |
|-----|-------------------|-----|-------|-------|-------|-------|-------|-------|-------|------|
|     | D                 |     | 3     | 3     | 2     | 2     | 2     | 1     | 1     | Unit |
|     | t <sub>LP</sub>   |     | 91.6  | 76.3  | 61.0  | 45.8  | 45.8  | 30.5  | 30.5  |      |
| SEG |                   |     |       |       |       |       |       |       |       | μs   |
| 128 | t <sub>STOP</sub> |     | 2.11  | 2.11  | 2.11  | 2.11  | 2.11  | 2.11  | 2.11  | μs   |
|     | rate              |     | 2.31  | 2.77  | 3.46  | 4.61  | 4.61  | 6.92  | 6.92  | %    |
| 160 | t <sub>STOP</sub> |     | 2.56  | 2.56  | 2.56  | 2.56  | 2.56  | 2.56  | 2.56  | μs   |
|     | rate              |     | 2.79  | 3.35  | 4.19  | 5.58  | 5.58  | 8.37  | 8.37  | %    |
| 240 | t <sub>STOP</sub> |     | 3.67  | 3.67  | 3.67  | 3.67  | 3.67  | 3.67  | 3.67  | μs   |
|     | rate              |     | 4.00  | 4.81  | 6.01  | 8.01  | 8.01  | 12.01 | 12.01 | %    |
| 320 | t <sub>STOP</sub> |     | 4.78  | 4.78  | 4.78  | 4.78  | 4.78  | 4.78  | 4.78  | μs   |
|     | rate              |     | 5.22  | 6.26  | 7.83  | 10.44 | 10.44 | 15.66 | 15.66 | %    |
| 400 | t <sub>STOP</sub> |     | 5.89  | 5.89  | 5.89  | 5.89  | 5.89  | 5.89  | 5.89  | μs   |
|     | rate              |     | 6.43  | 7.72  | 9.65  | 12.86 | 12.86 | 19.30 | 19.30 | %    |
| 480 | t <sub>STOP</sub> |     | 7.00  | 7.00  | 7.00  | 7.00  | 7.00  | 7.00  | 7.00  | μs   |
|     | rate              |     | 7.65  | 9.18  | 11.47 | 15.29 | 15.29 | 22.94 | 22.94 | %    |
| 560 | t <sub>STOP</sub> |     | 8.11  | 8.11  | 8.11  | 8.11  | 8.11  | 8.11  | 8.11  | μs   |
|     | rate              |     | 8.86  | 10.63 | 13.29 | 17.72 | 17.72 | 26.58 | 26.58 | %    |
| 640 | t <sub>STOP</sub> |     | 9.22  | 9.22  | 9.22  | 9.22  | 9.22  | 9.22  | 9.22  | μs   |
|     | rate              |     | 10.07 | 12.09 | 15.11 | 20.15 | 20.15 | 30.22 | 30.22 | %    |

## SRAM MONOCHROME

|     |                   | COM | 128  | 160  | 200  | 240  | 320  | 400   | 480   |      |
|-----|-------------------|-----|------|------|------|------|------|-------|-------|------|
|     | D                 |     | 3    | 3    | 2    | 2    | 2    | 1     | 1     | Unit |
|     | t <sub>LP</sub>   |     | 91.6 | 76.3 | 61.0 | 45.8 | 45.8 | 30.5  | 30.5  | μs   |
| SEG |                   |     |      |      |      |      |      |       |       |      |
| 128 | t <sub>STOP</sub> |     | 0.89 | 0.89 | 0.89 | 0.89 | 0.89 | 0.89  | 0.89  | μs   |
|     | rate              |     | 0.99 | 1.17 | 1.46 | 1.94 | 1.94 | 2.91  | 2.91  | %    |
| 160 | t <sub>STOP</sub> |     | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11  | 1.11  | μs   |
|     | rate              |     | 1.21 | 1.46 | 1.82 | 2.43 | 2.43 | 3.64  | 3.64  | %    |
| 240 | t <sub>STOP</sub> |     | 1.67 | 1.67 | 1.67 | 1.67 | 1.67 | 1.67  | 1.67  | μs   |
|     | rate              |     | 1.82 | 2.18 | 2.73 | 3.64 | 3.64 | 5.46  | 5.46  | %    |
| 320 | t <sub>STOP</sub> |     | 2.22 | 2.22 | 2.22 | 2.22 | 2.22 | 2.22  | 2.22  | μs   |
|     | rate              |     | 2.43 | 2.91 | 3.64 | 4.85 | 4.85 | 7.28  | 7.28  | %    |
| 400 | t <sub>STOP</sub> |     | 2.78 | 2.78 | 2.78 | 2.78 | 2.78 | 2.78  | 2.78  | μs   |
|     | rate              |     | 3.03 | 3.64 | 4.55 | 6.07 | 6.07 | 9.10  | 9.10  | %    |
| 480 | t <sub>STOP</sub> |     | 3.33 | 3.33 | 3.33 | 3.33 | 3.33 | 3.33  | 3.33  | μs   |
|     | rate              |     | 3.64 | 4.37 | 5.46 | 7.28 | 7.28 | 10.92 | 10.92 | %    |
| 560 | t <sub>STOP</sub> |     | 3.89 | 3.89 | 3.89 | 3.89 | 3.89 | 3.89  | 3.89  | μs   |
|     | rate              |     | 4.25 | 5.10 | 6.37 | 8.50 | 8.50 | 12.74 | 12.74 | %    |
| 640 | t <sub>STOP</sub> |     | 4.44 | 4.44 | 4.44 | 4.44 | 4.44 | 4.44  | 4.44  | μs   |
|     | rate              |     | 4.85 | 5.83 | 7.28 | 9.71 | 9.71 | 14.56 | 14.56 | %    |

## SRAM 4 GRAY

|     |                   | COM | 128  | 160   | 200   | 240   | 320   | 400   | 480   |      |
|-----|-------------------|-----|------|-------|-------|-------|-------|-------|-------|------|
|     | D                 |     | 3    | 3     | 2     | 2     | 2     | 1     | 1     | Unit |
|     | t <sub>LP</sub>   |     | 91.6 | 76.3  | 61.0  | 45.8  | 45.8  | 30.5  | 30.5  | μs   |
| SEG |                   |     |      |       |       |       |       |       |       |      |
| 128 | t <sub>STOP</sub> |     | 1.78 | 1.78  | 1.78  | 1.78  | 1.78  | 1.78  | 1.78  | μs   |
|     | rate              |     | 1.94 | 2.33  | 2.91  | 3.88  | 3.88  | 5.83  | 5.83  | %    |
| 160 | t <sub>STOP</sub> |     | 2.22 | 2.22  | 2.22  | 2.22  | 2.22  | 2.22  | 2.22  | μs   |
|     | rate              |     | 2.43 | 2.91  | 3.64  | 4.85  | 4.85  | 7.28  | 7.28  | %    |
| 240 | t <sub>STOP</sub> |     | 3.33 | 3.33  | 3.33  | 3.33  | 3.33  | 3.33  | 3.33  | μs   |
|     | rate              |     | 3.64 | 4.37  | 5.46  | 7.28  | 7.28  | 10.92 | 10.92 | %    |
| 320 | t <sub>STOP</sub> |     | 4.44 | 4.44  | 4.44  | 4.44  | 4.44  | 4.44  | 4.44  | μs   |
|     | rate              |     | 4.85 | 5.83  | 7.28  | 9.71  | 9.71  | 14.55 | 14.56 | %    |
| 400 | t <sub>STOP</sub> |     | 5.56 | 5.56  | 5.56  | 5.56  | 5.56  | 5.56  | 5.56  | μs   |
|     | rate              |     | 6.07 | 7.28  | 9.10  | 12.14 | 12.14 | 18.20 | 18.20 | %    |
| 480 | t <sub>STOP</sub> |     | 6.67 | 6.67  | 6.67  | 6.67  | 6.67  | 6.67  | 6.67  | μs   |
|     | rate              |     | 7.28 | 8.74  | 10.92 | 14.56 | 14.56 | 21.85 | 21.85 | %    |
| 560 | t <sub>STOP</sub> |     | 7.78 | 7.78  | 7.78  | 7.78  | 7.78  | 7.78  | 7.78  | μs   |
|     | rate              |     | 8.50 | 10.19 | 12.74 | 16.99 | 16.99 | 25.49 | 25.49 | %    |
| 640 | t <sub>STOP</sub> |     | 8.89 | 8.89  | 8.89  | 8.89  | 8.89  | 8.89  | 8.89  | μs   |
|     | rate              |     | 9.71 | 11.65 | 14.56 | 19.42 | 19.42 | 29.13 | 29.13 | %    |



SRAM 8 GRAY/16 GRAY

|     |                   | COM | 128   | 160   | 200   | 240   | 320   | 400   | 480   |      |
|-----|-------------------|-----|-------|-------|-------|-------|-------|-------|-------|------|
|     | D                 |     | 3     | 3     | 2     | 2     | 2     | 1     | 1     | Unit |
|     | t <sub>LP</sub>   |     | 91.6  | 76.3  | 61.0  | 45.8  | 45.8  | 30.5  | 30.5  | μs   |
| SEG |                   |     |       |       |       |       |       |       |       |      |
| 128 | t <sub>STOP</sub> |     | 3.56  | 3.56  | 3.56  | 3.56  | 3.56  | 3.56  | 3.56  | μs   |
|     | rate              |     | 3.88  | 4.66  | 5.83  | 7.77  | 7.77  | 11.65 | 11.65 | %    |
| 160 | t <sub>STOP</sub> |     | 4.44  | 4.44  | 4.44  | 4.44  | 4.44  | 4.44  | 4.44  | μs   |
|     | rate              |     | 4.85  | 5.83  | 7.28  | 9.71  | 9.71  | 14.56 | 14.56 | %    |
| 240 | t <sub>STOP</sub> |     | 6.67  | 6.67  | 6.67  | 6.67  | 6.67  | 6.67  | 6.67  | μs   |
|     | rate              |     | 7.28  | 8.74  | 10.92 | 14.56 | 14.56 | 21.85 | 21.85 | %    |
| 320 | t <sub>STOP</sub> |     | 8.89  | 8.89  | 8.89  | 8.89  | 8.89  | 8.89  | 8.89  | μs   |
|     | rate              |     | 9.71  | 11.65 | 14.56 | 19.42 | 19.42 | 29.13 | 29.13 | %    |
| 400 | t <sub>STOP</sub> |     | 11.11 | 11.11 | 11.11 | 11.11 | 11.11 | 11.11 | 11.11 | μs   |
|     | rate              |     | 12.14 | 14.56 | 18.20 | 24.27 | 24.27 | 36.41 | 36.41 | %    |
| 480 | t <sub>STOP</sub> |     | 13.33 | 13.33 | 13.33 | 13.33 | 13.33 | 13.33 | 13.33 | μs   |
|     | rate              |     | 14.56 | 17.48 | 21.85 | 29.13 | 29.13 | 43.69 | 43.69 | %    |
| 560 | t <sub>STOP</sub> |     | 15.56 | 15.56 | 15.56 | 15.56 | 15.56 | 15.56 | 15.56 | μs   |
|     | rate              |     | 16.99 | 20.39 | 25.49 | 33.98 | 33.98 | 50.97 | 50.97 | %    |
| 640 | t <sub>STOP</sub> |     | 17.78 | 17.78 | 17.78 | 17.78 | 17.78 | 17.78 | 17.78 | μs   |
|     | rate              |     | 19.42 | 23.30 | 29.13 | 38.84 | 38.84 | 58.25 | 58.25 | %    |

Over 50%

Table 3.14.11 Possible Panel Size of Panning

Note 1: The value of the Table 3.14.8 is at  $f_C = 36$  [MHz].

Note 2: Bus occupation time to CPU;  $t_{STOP}$  (in the Figure 3.14.11) is the time which CPU reads the memory of transferring with 0 waits.

Note 3: The following equation can calculate  $t_{LP}$  listed below.

$$t_{LP} = D/32768 \text{ [s]}$$

(e.g.) If the row is 240 and  $D = 1.5$  by the above table

$$t_{LP} = 1.5/32768 = 45.8 \text{ [}\mu\text{s]}$$




Figure 3.14.11 Bus occupation time to CPU and BUS Occupation Rate of CPU

3.14.4.6 Timing Charts of Interpreting Memory Codes

TMP91C820A supports different timing modes. They are SRAM with 32-bit data bus, SDRAM burst modes, and the size of SDRAM is 16M/64M. The signals for the LCD panel access show that the data bus speed is 3 types of SCP (Base, 2 clk, 4 clk, 8 clk) can be selected. The output data (OUT) will be issued from the bus in the timing of D1BSCP. The FIFO is not empty. The work of the FIFO is shown in Figure 3.14.12. The buffer size is 80 bytes. The LD7 to LD0 data is Base SCP which is shown in Figure 3.14.13. For SRAM and SDRAM respectively. The FIFO is always reset to the empty. In Base SCP mode (e.g. 00) or D1BSCP mode, equal to Base SCP, equal to Base LD7 to LD0 and the FIFO output data input should be greater than the output one.

To make FIFO work correctly, the following formula should be set properly.

$$(N+1) \times tcw + t_{LP} - t_{PH}$$

Here, N is the segment number, and t<sub>LP</sub> is D2BLPSCP clock, and t<sub>PH</sub> is High width of D2BLPSCP signal. Referring to Figure 3.14.16, we can see that the relation means that the must be greater than the output of D2BLP.

For example, if f<sub>sys</sub> = 36 MHz, f<sub>SCP</sub> = 32 kHz, 4 gray, 240 com, 640 SDRAM burst mode, the following table can be obtained. In Base SCP mode is impossible and SCPW = base/2/4 clock modes are possible.

| SCPW  | D1BSCP frequency (MHz) | tcw (ns) | $(N/8+1) \times tcw + T_{busdly} + T_{busfmax}$ (ns) | t <sub>LP</sub> - t <sub>PH</sub> (ns) | Judgment |
|-------|------------------------|----------|--|--|----------|
| Base  | 18                     | 55.6     | 5166.1   | 31250                                  | OK       |
| 2 clk | 9                      | 111.2    | 9674.4   | 31250                                  | OK       |
| 4 clk | 4.5                    | 222.4    | 18681.6  | 31250                                  | OK       |
| 8 clk | 2.25                   | 444.8    | 36696  | 31250                                  | ERROR    |

Note: The speed of BaseSCP mode is equal to 2clk mode in the 8 or 16 GRAY mode.





Figure 3.14.12 Timing Diagram for the LCD Panel Access Signals



Note: D1BSCP = BaseSCP and BaseLD7 to LD0 = BaseLD7 to LD0 in BaseSCP mode  
(e.g., for SCPW [1:0] = 00)

Figure 3.14.13 Timing Diagram for FIFO




Figure 3.14.14 Timing Diagram for SRAM Mode with BaseSCP





Figure 3.14.15 Timing Diagram for SDRAM BURST Mode with BaseSCP




Note 1: If Base SCP,  $T_{bufmax} = 0$ .

Note 2: If except Base,  $T_{bufmax} \leq t_{cw} + 2/f_c$

Note 3:  $T_{budly}$  is about 11 times as long as  $f_{SYS}$  period ( $22/f_c$ ).

Figure 3.14.16 Timing Diagram for Maximum FIFO Delay Time

## 3.14.4.7 Interface Examples at SR Mode



Note 1: Display memory should be 16-bit bus.

Note 2: Other circuit is necessary for LCD drive power supply for LCD driver display.

Figure 3.14.17 Interface Example for Shift Register Type LCD Driver

Note: Because the connection between the line of display RAM data and output bus: LD0:7 is just the mirror reverse, please care of connection. The data LSB of display RAM is output from LD7. In the above figure, LD0 should be connected to DI7 of LCD driver, and LD1 to DI6.

For detail information, please refer to Figure 3.14.5.

## 3.14.4.8 Sample Program

## • Example:

In case of use of 240CSM, 4-level gray scaled display,  
This sample program operate correctly, LCD panel s

```
***** SDRAM SET *****
```

```
LD    (sdacr), 2bH    ; Add-MUX enable, 64-Mbit
LD    (sdr cr), 01H    ; Interval refresh
```

```
***** GLCDC SET *****
```

```
LD    (l cdmode), 17H    ; A/B area off, SDRAM 64M
                        ; SCP width 2 clocks
LD    (l cddvm), 11      ; 11-count DVM set
LD    (l cdsi ze), 32H    ; 240, 320
LD    (l cdctl), 20H      ; Divide frame ON, display
LD    (l cdffp), 240      ; 240 equalizing frequency (91 Hz)
LD    (l cdgl), 01h      ; 4-level gray
LD    (l cdcm), 0c1H      ; Cursor ON, black, 2 Hz b
LD    (l cdcw), 19 = 20  ; Width
LD    (l cdch), 19 = 20  ; Height
LD    (l cdcp), 00H = 0  ; Pixel
LD    (l cdcp l), 00H      ; Cursor position
LD    (l cdcp m), 00H      ; Cursor address
LD    (l cdcp h), 40H      ; Cursor address
LD    (l sarch), 40H      ; C_area start address
LD    (l sarcm), 00H      ; C_area start address
LD    (l sarcl), 00H      ; C_area start address
```

```
***** O/4 data write 60 ROW *****
```

```
LD    xix, 400000H      ;
LD    wa, 0000H          ; Write data O/4 gray data (C
loop1: LD    (xix), wa      ;
      INC    2, xix          ;
      CP     xix, 407800H    ; 400000H to 4077FFH: 60 ROW
      JR     nz, loop1      ;
```

```
***** 2/4 data write 60 ROW *****
```

```
LD    xix, 407800H      ;
LD    wa, 05555H          ; Write data 2/4 gray data (C
loop2: LD    (xix), wa      ;
      INC    2, xix          ;
      CP     xix, 40F000H    ; 407800H to 40EFFFH: 60 ROW (Dot)
      JR     nz, loop2      ;
```



```

**** 3/4 data write ****
LD    xix, 40F000H    ;
LD    wa, 0aaaaH      ; Write data 3/4 gray data (
loop3: LD    (xix), wa
      INC    2, xix
      CP    xix, 416800H    ; 40F000H to 4167FFH: 60 ROW
      JR    nz, loop3
**** 4/4 data write ****
LD    xix, 416800H    ;
LD    wa, 0ffffH      ; Write data 4/4 gray data (
loop4: LD    (xix), wa
      INC    2, xix
      CP    xix, 41e000H    to 41e000H: 60 ROW (Dot)
      JR    nz, loop4
**** 4-level gray palette ****
LD    (lg0l), 00H      ; 0/4 gray scale palette 0
LD    (lg1l), 05H      ; 2/4 gray scale palette 0
LD    (lg2l), 0eH      ; 3/4 gray scale palette 1
LD    (lg3l), 0fH      ; 4/4 gray scale palette 1
**** DMA, DI SPLAY-ON start ****
LD    (lcdctl), 001H    ; Caplay on Didi vide on

```




Figure 3.14.18 Display Reference above Sample Program

3.14.5 RAM Built-in Type LCD Driver Control Mode (RAM type)

3.14.5.1 Operation

Data transmission to the LCD is done by moving instruction of LCD driver to LCD data register. After setting mode of operation to SFR, when moving LCD outputs chip select signal to LCD driver connection pin (D1BSCP etc.). Therefore control of data transmission to LCD size is controlled by instruction of CPU. Therefore driver in this case, and which is chosen determines. It corresponds to LCD driver by the instruction of LCD driver. display data register in LCD driver. Or, this is the same as transmission place address at either of FEOH to FE7H. ACCESS TYPE: See Table 3. 14. 3)

It corresponds to address of LCD driver at the time of <1> = " 1 " .

The transmission place address at this time can be 3C0000H to 3FFFFFFH to every 64K bytes. (RANDOM ACCESS) See Table 3. 14. 4)





Figure 3.14.19 Example of Access Timing for RAM Built-in Type LCD Driver (Wait = 0)

## 3.14.5.2 Interface Examples at Internal RAM Mode



Note: Other circuit is necessary for LCD drive power supply for LCD driver display.

Figure 3.14.20 Interface Example for RAM Built-in Type Sequential Access Type LCD DRIVER

## 3.14.5.3 Sample Program

- Example: In case of 50 COM805EG driver.  
Assign external command and row driver to LCDC4.  
This example used LD instruction and is not used by  
of microDMA in transmitting of display data.

In case of store 650 bytes transfer data to LCD driver.

```

;***** Setting external terminal *****
LD      (pdcr), 102H ; 1 for LCDC1: D1BSCP,
                        ; 1 for LCDL1: DLEBCD,
                        ; Setting DOFF
;***** Setting for LCDC *****
LD      (lcmdmode), 00H ; Select RAM mode
LD      (lcmdctl), 00H ; 0 (No external access mode)
;***** Setting for mode of LCDC0/LCDRO *****
LD      (lcdc1l), xngins ; Section for LCDC1
LD      (lcdc4l), xngins ; Section for LCDC4
;***** Setting for microDMA and INTTC (ch 0) *****
LD      a, 08H          ; Source address INC mode
LDC     dmam0, a         ;
LD      wa, 650          ; = 650nt
LDC     dmac0, wa        ;
LD      xwa, 1000H       ; Source address
LDC     dmas0, xwa       ;
LD      xwa, 0fe1H       ; Destination address
LDC     dmad0, xwa       ;
LD      (intetco1), 06H ; 6 INTTC0 level
EI      6                ;
LD      (dmab), 01H      ; Burst mode
LD      (dmar), 01H      ; Soft start

```

### 3.15 Melody/Alarm Generator (MLD)

TMP91C820A incorporates melody function, both of which are derived from the MLDALM pin. Five kinds of INTERRUPT is generated by counter, which is used for alarm generator.

Features are as follows.

#### Melody generator

The melody function generates signals of any frequency. Low-speed clock (32.768 kHz) and outputs the signals. By connecting a loudspeaker outside, melody can be easily sound.

#### Alarm generator

The Alarm function generates a square wave of 4096 Hz frequency (4096 Hz) determined by 32.768 kHz clock. And this is able to invert by setting a value to a register.

By connecting a loudspeaker outside, alarm tone can be heard.

Five kinds of fixed cycles (1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz) of INTERRUPT are generated by using a counter which is used for alarm generator.

#### Special mode

It is assigned <TA3LCDEN, MLDEN, and MLDIT1, of EMCCRO (00E7 hex). These bits are used when you want to operate without low-frequency clock (32.768 kHz). If two bits are set, clock is supplied each LCD and MELODY circuit. If only MLDEN (Generate by timer 3) is supplied in LCD case, you should set 32 kHz timer 3 frequency. Speed of radiation character is determined by MLDIT1.

This section is constituted as follows.

- 3.15.1 Block Diagram
- 3.15.2 Control Registers
- 3.15.3 Operational Description
  - 3.15.3.1 Melody Generator
  - 3.15.3.2 Alarm Generator

## 3.15.1 Block Diagram




Figure 3.15.1 MLD Block Diagram

## 3.15.2 Control Registers

ALM R Register

|                |             |                       |     |     |     |     |     |     |     |
|----------------|-------------|-----------------------|-----|-----|-----|-----|-----|-----|-----|
| ALM<br>(0330H) |             | 7                     | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|                | Bit symbol  | AL8                   | AL7 | AL6 | AL5 | AL4 | AL3 | AL2 | AL1 |
|                | Read/Write  | R/W                   |     |     |     |     |     |     |     |
|                | After reset | 0                     |     |     |     |     |     |     |     |
|                | Function    | Setting alarm pattern |     |     |     |     |     |     |     |

MELALMC Register

|                    |             |   |     |                                    |            |     |     |     |   |
|--------------------|-------------|---|-----|------------------------------------|------------|-----|-----|-----|---|
| MELALMC<br>(0331H) |             | 7   | 6   | 5                                  | 4          | 3   | 2   | 1   | 0   |
|                    | Bit symbol  | FC1   | FC0 | ALMINV                             | –          | –   | –   | –   | MELALM  |
|                    | Read/Write  | R/W   |     | R/W                                | R/W        | R/W | R/W | R/W | R/W   |
|                    | After reset | 0   |     | 0                                  | 0          | 0   | 0   | 0   | 0   |
|                    | Function    | Free-run counter control<br>00: Hold<br>01: Restart<br>10: Clear<br>11: Clear and start |     | Alarm waveform invert<br>1: Invert | Write "0". |     |     |     | Output waveform select<br>0: Alarm<br>1: Melody |

Note 1: MELALMC<FC1> is read always 0.

Note 2: When setting MELALMC register except <FC1:0> during the free-run counter is running, <FC1:0> is kept 01.

MELFL Register

|                  |             |   |     |     |     |     |     |     |     |
|------------------|-------------|---|-----|-----|-----|-----|-----|-----|-----|
| MELFL<br>(0332H) |             | 7                                       | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|                  | Bit symbol  | ML7                                     | ML6 | ML5 | ML4 | ML3 | ML2 | ML1 | ML0 |
|                  | Read/Write  | R/W                                     |     |     |     |     |     |     |     |
|                  | After reset | 0                                       |     |     |     |     |     |     |     |
|                  | Function    | Setting melody frequency (Lower 8 bits) |     |     |     |     |     |     |     |

MELFH Register

|                  |             |   |   |   |   |   |      |     |     |
|------------------|-------------|---|---|---|---|---|------|-----|-----|
| MELFH<br>(0333H) |             | 7   | 6 | 5 | 4 | 3                                       | 2    | 1   | 0   |
|                  | Bit symbol  | MELON   |   |   |   | ML11                                    | ML10 | ML9 | ML8 |
|                  | Read/Write  | R/W   |   |   |   | R/W                                     |      |     |     |
|                  | After reset | 0   |   |   |   | 0                                       |      |     |     |
|                  | Function    | Control melody counter<br>0: Stop and clear<br>1: Start |   |   |   | Setting melody frequency (Upper 4 bits) |      |     |     |

ALMINT Register

|                   |             |   |   |            |  |        |        |        |        |
|-------------------|-------------|---|---|------------|--|--------|--------|--------|--------|
| ALMINT<br>(0334H) |             | 7 | 6 | 5          | 4  | 3      | 2      | 1      | 0      |
|                   | Bit symbol  |   |   | –          | IALM4E                                     | IALM3E | IALM2E | IALM1E | IALM0E |
|                   | Read/Write  |   |   | R/W        | R/W  |        |        |        |        |
|                   | After reset |   |   | 0          | 0  |        |        |        |        |
|                   | Function    |   |   | Write "0". | 1: Interrupt enable for INTALM4 to INTALM0 |        |        |        |        |

3.15.3 Operational Description

3.15.3.1 Melody Generator

The melody function generates a melody using a crystal 4.192 to 5461 Hz low-speed clock (32.768 kHz) and outputs the signal. By connecting a loud speaker, a melody tone can easily sound.

(Operation)

At first, MELALMC/MELALM be set as 1 in order to select waveform as output waveform from MLDALM. Then melody be set to 12-bit register MELFH, MELFL.

Followings are setting value of melody output frequency.

(Formula for calculating of melody waveform frequency at 32.768 [kHz]

$$\text{melody output waveform frequency} = \frac{32768}{N} \text{ (Hz)}$$

setting value for melody (16384/2 N)

(Notice: 0000H to 001FH, 0100H to 010FH, 0110H to 011FH, 0120H to 012FH, 0130H to 013FH, 0140H to 014FH, 0150H to 015FH, 0160H to 016FH, 0170H to 017FH, 0180H to 018FH, 0190H to 019FH, 01A0H to 01AFH, 01B0H to 01BFH, 01C0H to 01CFH, 01D0H to 01DFH, 01E0H to 01EFH, 01F0H to 01FFH, 0200H to 020FH, 0210H to 021FH, 0220H to 022FH, 0230H to 023FH, 0240H to 024FH, 0250H to 025FH, 0260H to 026FH, 0270H to 027FH, 0280H to 028FH, 0290H to 029FH, 02A0H to 02AFH, 02B0H to 02BFH, 02C0H to 02CFH, 02D0H to 02DFH, 02E0H to 02EFH, 02F0H to 02FFH, 0300H to 030FH, 0310H to 031FH, 0320H to 032FH, 0330H to 033FH, 0340H to 034FH, 0350H to 035FH, 0360H to 036FH, 0370H to 037FH, 0380H to 038FH, 0390H to 039FH, 03A0H to 03AFH, 03B0H to 03BFH, 03C0H to 03CFH, 03D0H to 03DFH, 03E0H to 03EFH, 03F0H to 03FFH, 0400H to 040FH, 0410H to 041FH, 0420H to 042FH, 0430H to 043FH, 0440H to 044FH, 0450H to 045FH, 0460H to 046FH, 0470H to 047FH, 0480H to 048FH, 0490H to 049FH, 04A0H to 04AFH, 04B0H to 04BFH, 04C0H to 04CFH, 04D0H to 04DFH, 04E0H to 04EFH, 04F0H to 04FFH, 0500H to 050FH, 0510H to 051FH, 0520H to 052FH, 0530H to 053FH, 0540H to 054FH, 0550H to 055FH, 0560H to 056FH, 0570H to 057FH, 0580H to 058FH, 0590H to 059FH, 05A0H to 05AFH, 05B0H to 05BFH, 05C0H to 05CFH, 05D0H to 05DFH, 05E0H to 05EFH, 05F0H to 05FFH, 0600H to 060FH, 0610H to 061FH, 0620H to 062FH, 0630H to 063FH, 0640H to 064FH, 0650H to 065FH, 0660H to 066FH, 0670H to 067FH, 0680H to 068FH, 0690H to 069FH, 06A0H to 06AFH, 06B0H to 06BFH, 06C0H to 06CFH, 06D0H to 06DFH, 06E0H to 06EFH, 06F0H to 06FFH, 0700H to 070FH, 0710H to 071FH, 0720H to 072FH, 0730H to 073FH, 0740H to 074FH, 0750H to 075FH, 0760H to 076FH, 0770H to 077FH, 0780H to 078FH, 0790H to 079FH, 07A0H to 07AFH, 07B0H to 07BFH, 07C0H to 07CFH, 07D0H to 07DFH, 07E0H to 07EFH, 07F0H to 07FFH, 0800H to 080FH, 0810H to 081FH, 0820H to 082FH, 0830H to 083FH, 0840H to 084FH, 0850H to 085FH, 0860H to 086FH, 0870H to 087FH, 0880H to 088FH, 0890H to 089FH, 08A0H to 08AFH, 08B0H to 08BFH, 08C0H to 08CFH, 08D0H to 08DFH, 08E0H to 08EFH, 08F0H to 08FFH, 0900H to 090FH, 0910H to 091FH, 0920H to 092FH, 0930H to 093FH, 0940H to 094FH, 0950H to 095FH, 0960H to 096FH, 0970H to 097FH, 0980H to 098FH, 0990H to 099FH, 09A0H to 09AFH, 09B0H to 09BFH, 09C0H to 09CFH, 09D0H to 09DFH, 09E0H to 09EFH, 09F0H to 09FFH, 0A00H to 0A0FH, 0A10H to 0A1FH, 0A20H to 0A2FH, 0A30H to 0A3FH, 0A40H to 0A4FH, 0A50H to 0A5FH, 0A60H to 0A6FH, 0A70H to 0A7FH, 0A80H to 0A8FH, 0A90H to 0A9FH, 0AA0H to 0AAFH, 0AB0H to 0ABFH, 0AC0H to 0ACFH, 0AD0H to 0ADFH, 0AE0H to 0AEFH, 0AF0H to 0AFFH, 0B00H to 0B0FH, 0B10H to 0B1FH, 0B20H to 0B2FH, 0B30H to 0B3FH, 0B40H to 0B4FH, 0B50H to 0B5FH, 0B60H to 0B6FH, 0B70H to 0B7FH, 0B80H to 0B8FH, 0B90H to 0B9FH, 0BA0H to 0BAFH, 0BB0H to 0BBFH, 0BC0H to 0BCFH, 0BD0H to 0BDFH, 0BE0H to 0BEFH, 0BF0H to 0BFFH, 0C00H to 0C0FH, 0C10H to 0C1FH, 0C20H to 0C2FH, 0C30H to 0C3FH, 0C40H to 0C4FH, 0C50H to 0C5FH, 0C60H to 0C6FH, 0C70H to 0C7FH, 0C80H to 0C8FH, 0C90H to 0C9FH, 0CA0H to 0CAFH, 0CB0H to 0CBFH, 0CC0H to 0CCFH, 0CD0H to 0CDFH, 0CE0H to 0CEFH, 0CF0H to 0CFFH, 0D00H to 0D0FH, 0D10H to 0D1FH, 0D20H to 0D2FH, 0D30H to 0D3FH, 0D40H to 0D4FH, 0D50H to 0D5FH, 0D60H to 0D6FH, 0D70H to 0D7FH, 0D80H to 0D8FH, 0D90H to 0D9FH, 0DA0H to 0DAFH, 0DB0H to 0DBFH, 0DC0H to 0DCFH, 0DD0H to 0DDFH, 0DE0H to 0DEFH, 0DF0H to 0DFFH, 0E00H to 0E0FH, 0E10H to 0E1FH, 0E20H to 0E2FH, 0E30H to 0E3FH, 0E40H to 0E4FH, 0E50H to 0E5FH, 0E60H to 0E6FH, 0E70H to 0E7FH, 0E80H to 0E8FH, 0E90H to 0E9FH, 0EA0H to 0EAFH, 0EB0H to 0EBFH, 0EC0H to 0ECFH, 0ED0H to 0EDFH, 0EE0H to 0EEFH, 0EF0H to 0EFFH, 0F00H to 0F0FH, 0F10H to 0F1FH, 0F20H to 0F2FH, 0F30H to 0F3FH, 0F40H to 0F4FH, 0F50H to 0F5FH, 0F60H to 0F6FH, 0F70H to 0F7FH, 0F80H to 0F8FH, 0F90H to 0F9FH, 0FA0H to 0FAFH, 0FB0H to 0FBFH, 0FC0H to 0FCFH, 0FD0H to 0FDFH, 0FE0H to 0FEFH, 0FF0H to 0FFFH)

(Example program)

In case of outputting a musical scale (440 Hz)

LD (MELALMC), 11X00001B ; Select melody waveform

LD (MELFL), 23H = 16384 / 440 = 023H

LD (MELFH), 80H ; Start to generate waveform

(Ref: Basic musical scale setting table)

| Scale | Frequency [Hz] | Register Value: N |
|-------|----------------|-------------------|
| C     | 264            | 03CH              |
| D     | 297            | 035H              |
| E     | 330            | 030H              |
| F     | 352            | 02DH              |
| G     | 396            | 027H              |
| A     | 440            | 023H              |
| B     | 495            | 01FH              |
| C     | 528            | 01DH              |



3.15.3.2 Alarm Generator

The alarm function generates a square wave of 4096 Hz, which is a fixed frequency. The waveform is reversible by setting a value to a register. By connecting a loudspeaker outside, an alarm tone can be generated. Five kinds of fixed cycles (1 Hz, 1.2 Hz, 8 kHz) are generated by using a square wave generator.

(Operation)

At first, MELALMC must be set as 0 in order to output a square wave as an output waveform from MLDALM. Then, an 8-bit register of ALM (ALM<AC1:0> register) must be set as inverse by setting counter start alarm waveform.

Following are example programs, setting values of each setting value.


(Setting value of alarm pattern)

| Setting Value for ALM Register | Alarm Waveform          |
|--------------------------------|-------------------------|
| 00H                            | 0 fixed                 |
| 01H                            | AL1 pattern             |
| 02H                            | AL2 pattern             |
| 04H                            | AL3 pattern             |
| 08H                            | AL4 pattern             |
| 10H                            | AL5 pattern             |
| 20H                            | AL6 pattern             |
| 40H                            | AL7 pattern             |
| 80H                            | AL8 pattern             |
| Other                          | Undefined (Do not set.) |

(Example program)

In case of outputting (12.25 ms / 8 times / 1 s)  
LD (MELALMC), COH ; Set output alarm waveform  
; Free-run counter start  
LD (ALM), 02H ; Set AL2 pattern, start

## Example: Waveform of alarm pattern for each setting



### 3.16 SDRAM Controller (SDRAMC)

TMP91C820A includes SDRAM controller used with access by CPU. The features are as follows.

- (1) Support SDRAM
  - 16- or 64- or 128-Mbit SDRAM(BANKs), not support DDR
- (2) Automatic initialize function
  - All BANK pre-charge command generate
  - Mode register generate
  - 8 times autorefresh

(3) Access mode

|                     | CPU Access   | LCDC Access |
|---------------------|--------------|-------------|
| Burst length        | 1 word       | Full page   |
| Addressing mode     | Sequential   | Sequential  |
| CAS latency (Clock) | 2            | 2           |
| Write mode          | Single write | –           |

(4) Access cycle

- CPU access (Read/write)
  - Read cycle: 4 states (222 ns at 36 MHz)
  - Write cycle: 3 states (167 ns at 36 MHz)
  - Access data width: 8 bits/16 bits
  - Burst length: 1 word only
- LCDC burst access (Read only)
  - Read cycle: 1 state (55 ns at 36 MHz)
  - Overhead: 4 states (222 ns at 36 MHz)
  - Access data width: 16 bits only
  - Burst length: Full page only

(5) Refresh cycle auto generate

- Autorefresh is generated during another area access
- Refresh interval is programmable.
- Self refresh is supported

Notes:

- Display data has to set from the head of each page.
- Program is not operated on SDRAM.
- Following condition is set by setting Chip select controller CS1.
  - WAIT setting: 0 WAIT setting only
  - Bus width: 8/16 bit only
  - Memory area: Optional

3.16.1 Control Registers

Figure 3.16.1 shows the SDRAMC control registers and the operation of SDRAMC.

SDACR  
(04F0H)

|             | 7  | 6  | 5                     | 4   | 3                                      | 2   | 1      | 0  |
|-------------|--|--|-----------------------|-----|--|---|--------|--|
| Bit symbol  | SDINI                                      | SWRC                                       | –                     | –   | SMUXE                                  | SMUXW1  | SMUXW0 | SMAC                                       |
| Read/Write  | R/W  | R/W  | R/W                   | R/W | R/W                                    | R/W   |        | R/W  |
| After reset | 0  | 0  | 1                     | 0   | 0                                      | 0   | 0      | 0  |
| Function    | Auto initialize<br>0: Disable<br>1: Enable | Write recovery<br>0: 1 clock<br>1: 2 clock | Always fixed to “10”. |     | Address mux<br>0: Disable<br>1: Enable | SDRAM select<br>00: 16 Mbits 10: 128 Mbits<br>01: 64 Mbits 11: Reserved |        | SDRAM cotroller<br>0: Disable<br>1: Enable |

SDRCR  
(04F1H)

|             | 7                                   | 6   | 5    | 4    | 3                 | 2 | 1 | 0                                       |
|-------------|-------------------------------------|---|------|------|-------------------|---|---|---|
| Bit symbol  | SFRC                                | SRS2  | SRS1 | SRS0 | –                 |   |   | SRC                                     |
| Read/Write  | R/W                                 | R/W   |      |      | R/W               |   |   | R/W                                     |
| After reset | 0                                   | 0   | 0    | 0    | 0                 |   |   | 0                                       |
| Function    | Self refresh<br>0: Exit<br>1: Entry | Auto refresh interval<br>000: 78 states      100: 195 states<br>001: 97 states      101: 210 states<br>010:124 states      110: 249 states<br>011:156 states      111: 312 states |      |      | Always write “0”. |   |   | Auto refresh<br>0: Disable<br>1: Enable |

Figure 3.16.1 SDRAMC Control Registers

Self refresh operation is controlled by setting SDRAMC control register. To become Entry by writing "1" to SDRAMC control register SFRC, to Self refresh Exit.

3.16.2 Operation Description

( 1 ) Memory access control

Access control block is enabled when SDRAM control signals (SDCS, SDRAS, SDCAS, SDWE, SDCM, SDCLK and SDCS) are output during the time CPU or LCD accesses CS1. In the access cycle, address row/column address the A12 pin. The enable/disable setting of address multiplexing (<SMUXE>). And multiplex width is decided by setting memory size. The relation between multiplex width and

Table 3.16.1 Address Mutiplex

| SDRAM    | TMP91C820A Address Output |             |          |           | ← Memory size |
|----------|---------------------------|-------------|----------|-----------|---------------|
| Address  | Column                    | Row Address |          |           |               |
| Pin Name | Address                   | 16 Mbits    | 64 Mbits | 128 Mbits |               |
| —        | A0                        | A0          | A0       | A0        |               |
| A0       | A1                        | A9          | A9       | A10       |               |
| A1       | A2                        | A10         | A10      | A11       |               |
| A2       | A3                        | A11         | A11      | A12       |               |
| A3       | A4                        | A12         | A12      | A13       |               |
| A4       | A5                        | A13         | A13      | A14       |               |
| A5       | A6                        | A14         | A14      | A15       |               |
| A6       | A7                        | A15         | A15      | A16       |               |
| A7       | A8                        | A16         | A16      | A17       |               |
| A8       | A9                        | A17         | A17      | A18       |               |
| A9       | A10                       | A18         | A18      | A19       |               |
| A10      | A11                       | A19         | A19      | A20       |               |
| A11      | A12                       |             | A20      | A21       |               |
| BS0      | A13                       | A20         | A21      | A22       |               |
| BS1      | A14                       | —           | A22      | A23       |               |

↑

TMP91C820A address pin name

Effective column address

SDRAM access by CPU is performed by the 1 word burst mode.  
SDRAM access by LCD is performed by page burst mode.  
SDRAM access cycle is shown in Figure 3.16.2 to Figure 3.16.4.

The read cycle by CPU is the 4-state fixation, and the write cycle by CPU is the 4-state fixation.  
In the burst read cycle by LCD, a pre-charge and a refresh cycle are automatically inserted in CPU access cycle.

Note: In SDRAM access cycle, WAIT setup by the CS/WAIT controller (CS1) is disregarded. The wait setting of CS1 should be 0 waits.




Figure 3.16.2 SDRAM Access Timing (CPU read)




Figure 3.16.3 SDRAM Access Timing (CPU write 16 bits)




Figure 3.16.4 SDRAM Access Timing (CPU write 16 bits, write recovery: 2 clocks)






Figure 3.16.5 SDRAM Access Timing (CPU lower byte write)




Figure 3.16.6 SDRAM Access Timing (CPU upper byte write)




Figure 3.16.7 SDRAM Access Timing (LCDC burst read)

( 2 ) Refresh control

TMP91C820A can generate a refresh cycle required for the maintenance of SDRAM.

Refreshment interval SDRCR<SRC> by from the 78 states to 312 states (4.3 to 36 MHz).

By setting SDRCR<SRC> to 1, a refresh cycle is generated by SRS0: 2.

The generating timing of a refresh cycle is shown in Figure 3.16.8. SDRAM area (CS1) after the interval setup by <SRS0: 2>.

The refresh cycle is shown in Figure 3.16.8. More details are shown in Table 3.16.2.




Figure 3.16.8 Refresh Cycle

Table 3.16.2 Auto Refresh Cycle Insertion Interval (Unit: μs)

| <SRS2:0> setting |      |      | Insertion interval (State) | Frequency (fsys) |          |       |        |          |       |
|------------------|------|------|----------------------------|------------------|----------|-------|--------|----------|-------|
| SRS2             | SRS1 | SRS0 |                            | 5 MHz            | 6.25 MHz | 8 MHz | 10 MHz | 12.5 MHz | 18MHz |
| 0                | 0    | 0    | 78                         | 15.6             | 12.5     | 9.8   | 7.8    | 6.2      | 4.3   |
| 0                | 0    | 1    | 97                         | 19.4             | 15.5     | 12.1  | 9.7    | 7.8      | 5.4   |
| 0                | 1    | 0    | 124                        | 24.8             | 19.8     | 15.5  | 12.4   | 9.9      | 6.9   |
| 0                | 1    | 1    | 156                        | 31.2             | 25.0     | 19.5  | 15.6   | 12.5     | 8.7   |
| 1                | 0    | 0    | 195                        | 39.0             | 31.2     | 24.4  | 19.5   | 15.6     | 10.8  |
| 1                | 0    | 1    | 210                        | 42.0             | 33.6     | 26.3  | 21.0   | 16.8     | 11.7  |
| 1                | 1    | 0    | 247                        | 49.4             | 39.5     | 30.9  | 24.7   | 19.8     | 13.7  |
| 1                | 1    | 1    | 312                        | 62.4             | 49.9     | 39.0  | 31.2   | 25.0     | 17.3  |

It does not generate interrupt during the refresh cycle. It can access to LCD.

The interval refreshment demand generated in the SDRAM area (CS1) after the interval setup by <SRS0: 2>. When it returns to CPU access, a refresh cycle is generated.

Furthermore, TMP91C820A can generate a refresh cycle. The timing of the refresh cycle is shown in Figure 3.16.9.




Figure 3.16.9 Self Refresh Cycle

Note 1: SDCLK is output in the IDLE2 mode. Therefore if you stop SDCLK, change PF6 pin to output port before the HALT instruction.

Note 2: Pin condition under the IDLE1/STOP mode depends on the setting of SYSCR2<DRVE>. SDCKE doesn't depend on it but outputs low level.

If SDRCR<SFRC> is set to 1, the self-refresh cycle is enabled.

The self refreshment mode is used when using the STOP instruction. Before (STOP, IDLE1) refreshment in the state of enable, please set SDRCR<SFRC> to 1.

Release of a self refresh cycle before a refreshment is not performed.

It inserts automatically a halt after the self refreshment and returns to the interval refreshment mode.

(Note: When HALT instruction is cancelled by a reset, the I/O registers are initialized, therefore, refresh is not performed.).

Please do not place the command which accesses SDRCR<SFRC> after the HALT instruction. SDRCR<SFRC> is set to 1 in the IDLE1 mode. Please make sure the HALT instruction comes after NOP or some instruction.

## (3) SDRAM initialize

TMP91C820A can generate the cycle of the following power-supply injection to SDRAM. The cycle is shown below.

1. Precharge of all banks
2. The initial configuration to a mode register
3. The refresh cycle of 8 cycles

The above mentioned cycle is generated by setting the following.

Time after  $\text{SDACR} \langle \text{SDINI} \rangle$  is set to 1 until an initialization command is issued.

While performing this cycle, operation (An instruction) of the CPU is stopped.

In addition, even before performing an initialization, SDRAM control signal and an address signal (A1 to A12) are not output.





Figure 3.16.10 Initialize Cycle

( 4 ) C o n n e c t i o n e x a m p l e  
The example of connection with SDRAM is shown in Fi



( 1 M word × 4 BANKS × 16 bits )

Figure 3.16.11 Connection with SDRAM

## (5) Limitation point to use SDRAM

There are some points to notice when using SDRAMC. under below and take care.

## 1) WAIT access

When using SDRAM, it is added some limitation of a

Under the N-WAIT setting of this MCU, it is prohibited (14 refresh interval time; in Auto Refresh function controller).

## 2) Execution of SDRAM command before HALT (SR-Entry Initialize, Mode-set)

It requires execution time (a few states) to execute has (SR-Entry, Initialize).

Therefore when executing HALT instruction after insert over 10 bytes NOP as instruction before HALT instruction.

## 3) AR (Auto Refresh) interval time

When using SDRAM, CPU clock must be set suitable specification that is minimum operating clock and

When using SDRAM under slow mode or down the Clock system with special care for Auto Refresh interval

And please set Auto Refresh interval time to 10 states to Auto Refresh interval time, because it might not SDRAM by stopping Auto Refresh.

(Example of calculation)

Condition:

$f_{sys} = 18\text{MHz}$ , SDRAM specification of distributed A 4096 times / 64 ms

$64\text{ms} / 4096\text{times} = 15.625\text{ms}$   
 $15.625\text{ms} \times 281.25\text{state} / 1\text{time} = 4.40234375\text{ms}$   
 $4.40234375\text{ms} \times 281.25 - 10 = 1247.65625\text{state}$




4) Auto Exit problem when exiting from Self Refresh

When using Self Refresh function together with changing clock, it might not be suitable specification releasing Self Refresh function (Auto Exit function) in HALT mode.

Following figure shows example for avoid this problem

(Outline concept to control)



\*The target ports to change are SDCKE pin and SDCS pin.

\*The method of Self refresh Entry includes the condition 4).

\* SR : Self refresh , AR : Auto refresh

3.17 16-Bit Timer/Event Counters (TMRB)

The TMP91C820A incorporates one multifunctional 16-bit timer/event counter which have the following operation modes:

- Interval timer mode
- Event counter mode

Timer/event counter consists of a 16-bit timer register with a double-buffer structure, a 16-bit motor controller, a timer for pre-fill circuit.

Timer/event counter is controlled by control SFR.

This chapter consists of the following items:

- 3.17.1 Block Diagram
- 3.17.2 Operation
- 3.17.3 SFRs
- 3.17.4 Operation in Each Mode
  - (1) 16-bit timer mode
  - (2) 16-bit programmable pulse generation (PPG) output

Table 3.17.1 Pins and SFR of TMRB0

| Channel       |   | TMRB0                      |
|---------------|---|----------------------------|
| Spec          |   |                            |
| External pins | External clock/capture trigger input pins | None                       |
|               | Timer flip-flop output pins               | TB0OUT0 (also used as PB6) |
| SFR (Address) | Timer run register                        | TB0RUN (0180H)             |
|               | Timer mode register                       | TB0MOD (0182H)             |
|               | Timer flip-flop control register          | TB0FFCR (0183H)            |
|               | Timer register                            | TB0RG0L (0188H)            |
|               |   | TB0RG0H (0189H)            |
|               |   | TB0RG1L (018AH)            |
|               |   | TB0RG1H (018BH)            |
|               | Capture register                          | TB0CP0L (018CH)            |
|               |   | TB0CP0H (018DH)            |
|               |   | TB0CP1L (018EH)            |
|               |   | TB0CP1H (018FH)            |

## 3.17.1 Block Diagram




Figure 3.17.1 Block Diagram of TMRB0

3.17.2 Operation

( 1 ) Prescaler

The 5-bit prescaler gear check for the prescaler is divided clock (Divided by 4) from selected clock of clock gear. This prescaler can be started or stopped. Counting starts when <TBORUN> is set to 1; the prescaler operation when <TBORUN> is set to 0.

Table 3.17.2 Prescaler Clock Resolution

at  $f_c = 16\text{ MHz}$ ,  $f_s = 32.768\text{ kHz}$

| System Clock Selection<br><SYSCK> | Prescaler Clock Selection<br><PRCK1:0> | Clock Gear Value<br><GEAR2:0> | Prescaler Clock Resolution |                            |                             |
|-----------------------------------|--|-------------------------------|----------------------------|----------------------------|-----------------------------|
|                                   |  |                               | $\phi T1$                  | $\phi T4$                  | $\phi T16$                  |
| 1 (fs)                            | 00<br>(fFPH)                           | XXX                           | fs/2 <sup>3</sup> (244 μs) | fs/2 <sup>5</sup> (977 μs) | fs/2 <sup>7</sup> (3.9 μs)  |
| 0 (fc)                            |  | 000 (fc)                      | fc/2 <sup>3</sup> (0.5 μs) | fc/2 <sup>5</sup> (2.0 μs) | fc/2 <sup>7</sup> (8.0 μs)  |
|                                   |  | 001 (fc/2)                    | fc/2 <sup>4</sup> (1.0 μs) | fc/2 <sup>6</sup> (4.0 μs) | fc/2 <sup>8</sup> (16 μs)   |
|                                   |  | 010 (fc/4)                    | fc/2 <sup>5</sup> (2.0 μs) | fc/2 <sup>7</sup> (8.0 μs) | fc/2 <sup>9</sup> (32 μs)   |
|                                   |  | 011 (fc/8)                    | fc/2 <sup>6</sup> (4.0 μs) | fc/2 <sup>8</sup> (16 μs)  | fc/2 <sup>10</sup> (64 μs)  |
|                                   |  | 100 (fc/16)                   | fc/2 <sup>7</sup> (8.0 μs) | fc/2 <sup>9</sup> (32 μs)  | fc/2 <sup>11</sup> (128 μs) |
|                                   | 10<br>(fc/16 clock)                    | XXX                           | fc/2 <sup>7</sup> (8.0 μs) | fc/2 <sup>9</sup> (32 μs)  | fc/2 <sup>11</sup> (128 μs) |

xxx: Don't care

( 2 ) Up counter (UCO)

UCO is a 16-bit binary counter which counts up pulses by TBOMOD<CLK1: 0>.

Any one of the prescaler  $\phi T1$ ,  $\phi T4$  or  $\phi T16$  clock external clock input via the TBOINO pin can be selected as the input. Clearing of the counter is controlled by TBORUN<TBORUN>.

When clearing is enabled, the up counter will be cleared to zero. When the value matches the value in the timer register TBORG, the counter is disabled using TBOMOD<TBOCLE>.

If clearing is disabled, the counter will continue counting. A timer overflow interrupt (INTTBOFO) is generated.

## (3) Timer registers (TBORG0 and TBORG1)

These two 16-bit registers are used to set the interval counter. When the upcounter UCO matches the timer register, the comparator signal will go active.

Setting data for both timer registers is needed. 2-byte data transfer instruction or using 1-byte lower 8 bits and upper 8 bits in order. The TBORG0 timer registers have a double buffer paired buffer. The value set in TBORUN<TBORDE> determines the structure is enabled or disabled: =0 is disabled when <TBORDE1>


When the double buffer is enabled, data is transferred to the timer register when the values in the upcounter (UCO) match.

After a reset, TBORG0 and TBORG1 are initialized to 0. After a reset, data should be written to it before operation.

On a reset <TBORDE> is disabled. When the double buffer is enabled, write data to the timer register, set the register buffer as shown below.

TBORG0 and the register buffer have the same memory addresses (000189H and 000188H) allocated to them. When <TBORDE> is written to the timer register and the register buffer, the value is <TBORDE> register buffer only.

The addresses of the timer registers are as follows.




The timer registers are write-only registers and thus cannot be read.

## (4) Capture registers (TBOCPOH/L)

These 16-bit registers are used to latch the values

Data in the capture registers is shown in Figure 16. For example, if a data load instruction or two 1-byte data load instructions are read first, the most significant byte.

The addresses of the capture registers are as follows.



The capture registers are read-only registers and thus cannot be written to.

## (5) Capture input control


This circuit controls the timing to latch the value

The value in the up-counter can be loaded into a capture register. Whenever 0 is written to TBOMOD<TBOCPOI>, the current value in the up-counter is loaded into capture register TBOCPO. It is necessary to set the mode (e.g., TBORUN<TBOPRUN> must be held at a value of 1).

## (6) Comparators (CPO and CP1)

CPO and CP1 are 16-bit comparators which compare the value in the up-counter with the value set in TBORG0 or TBORG1 respectively. When a match is detected, the comparator generates an interrupt signal (CP0IF or CP1IF respectively).

Note: As described above, whenever 0 is written to TBOMOD<TBOCPOI>, the current value in the up-counter is loaded into capture register TBOCPO. However, note that the current value in the up-counter is also loaded into capture register TBOCPO when 1 is written to TBOMOD<TBOCPOI> while this bit is holding 0.



## (7) Timer flip-flops (TBOFFO and TBOFF1)

These flip-flops are inverted by the match detect signal. The latch signals to the capture registers. Inverse of the output of each element using <TBOFFO C1: O> or <TBOFF1 C1: O>, TBOFFO will be inverted by the output of the capture registers, the value of TBOFFO will be set to 0.

After a reset the value of TBOFFO is undefined. If the value of <TBOFFO C1: O> or <TBOFF1 C1: O>, TBOFFO will be inverted by the output of the capture registers, the value of TBOFFO will be set to 0.

The values of TBOFFO can be output via the timer output pin (PB6). Timer output should be specified in the software.

## 3.17.3 SFRs





Figure 3.17.2 Register for TMRB



Note: As described above, whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. However, note that the current value in the up counter is also loaded into capture register TB0CP0 when 1 is written to TB0MOD<TB0CP0I> while this bit is holding 0.

Figure 3.17.3 Register for TMRB




Figure 3.17.4 Register for TMRB



3.17.4 Operation in Each Mode

( 1 ) 16- b i t t i m e r m o d e

Generating interrupts at fixed intervals

In this example, the interval of the interrupt output is fixed by the interval time set in the timer register TBORG1.

|          | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |   |  |
|----------|---|---|---|---|---|---|---|---|---|--|
| TB0RUN   | ← | 0 | 0 | X | X | — | 0 | X | 0 | Stop TMRB0.  |
| INTETB01 | ← | X | 1 | 0 | 0 | X | 0 | 0 | 0 | Enable INTTB01 and set interrupt level 4. Disable INTTB00.           |
| TB0FFCR  | ← | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | Disable the trigger.   |
| TB0MOD   | ← | 0 | 0 | 1 | 0 | 0 | 1 | * | * | Select internal clock for input and<br>disable the capture function. |
|          |   |   |   |   |   |   |   |   |   | (** = 01, 10, 11)  |
| TB0RG1   | ← | * | * | * | * | * | * | * | * | Set the interval time (16 bits).                                     |
|          |   | * | * | * | * | * | * | * | * |  |
| TB0RUN   | ← | 0 | 0 | X | X | — | 1 | X | 1 | Start TMRB0.   |

X: Don't care, —: No change

( 2 ) 16- b i t p r o g r a m m a b l e p u l s e g e n e r a t i o n ( P P G ) o u t p u t

Square wave pulses can be generated and duty ratio of pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer enabled by the match of the up counter UCOW with timer and to be output to TB0OUT0 pin.

( Value set in TBORG0 ) set in TBORG1




Figure 3.17.5 Programmable Pulse Generation (PPG) Output Waveforms

When the TBORG0 double buffer mode is enabled, the value of register 0 will be shifted into TBORG1. This feature is useful for handling of low-duty waves.




Figure 3.17.6 Operation of Register Buffer

The following block diagram illustrates this mode




Figure 3.17.7 Block Diagram of 16-Bit Mode

The following example shows how to set 16-bit PPG0

|         | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |   |   |
|---------|---|---|---|---|---|---|---|---|---|---|
| TB0RUN  | ← | 0 | 0 | X | X | — | 0 | X | 0 | Disable the TB0RG0 double buffer and stop TMRB0.  |
| TB0RG0  | ← | * | * | * | * | * | * | * | * | Set the duty ratio (16 bits).   |
| TB0RG1  | ← | * | * | * | * | * | * | * | * | Set the frequency (16 bits).  |
| TB0RUN  | ← | 1 | 0 | X | X | — | 0 | X | 0 | Enable the TB0RG0 double buffer.<br>(The duty and frequency are changed on an INTTB01 interrupt.) |
| TB0FFCR | ← | X | X | 0 | 0 | 1 | 1 | 1 | 0 | Set the mode to invert TB0FF0 at the match with TB0RG0/TB0RG1. Set TB0FF0 to 0.                   |
| TB0MOD  | ← | 0 | 0 | 1 | 0 | 0 | 1 | * | * | Select the internal clock as the input clock and disable the capture function.                    |
|         |   |   |   |   |   |   |   |   |   | (** = 01, 10, 11)   |
| PBCR    | ← | X | 1 | — | — | — | X | — | — | Set PB6 to function as TB0OUT0.   |
| PBFC    | ← | X | 1 | — | — | — | X | — | — |   |
| TB0RUN  | ← | 1 | 0 | X | X | — | 1 | X | 1 |   |

X: Don't care, —: No change

Start TMRB0.


3.18 Hardware Standby Function

TMP91C820A have hardware standby circuit that is able to protect from program runaway by supplying power voltage of battery using.

It can be shifted to "PS pin" by fixed

Figure 3.18.1 shows timing diagram of PS condition below.

PS mode can release only external system reset.



Note 1:  $\overline{PS}$  pin is effective after RESET because SYSCR2<PSENV> to 0. If you use as  $\overline{NMI}$  pin, please write SYSCR2<PSENV> to 1.

Note 2: Shifting time is 2 to 10 clock times of fsys.

Figure 3.18.1 Hardware Standby Timing Diagram

Table 3.18.1 Power Save Mode Conditions of Each HALT Mode

| HALT Mode Setting | IDLE2                               | IDLE1                               | STOP      |
|-------------------|-------------------------------------|-------------------------------------|-----------|
| PS condition      | IDLE1 mode<br>+ High-frequency stop | IDLE1 mode<br>+ High-frequency stop | STOP mode |

Note: Settings of SYSCR2<DRVE> and <SELDRV> at HALT mode are effective as well as PS condition.

## 4. Electrical Characteristics

### 4.1 Maximum Ratings

| Parameter                                 | Symbol           | Rating                        | Unit |
|---|------------------|-------------------------------|------|
| Power supply voltage                      | V <sub>CC</sub>  | −0.5 to 4.0                   | V    |
| Input voltage                             | V <sub>IN</sub>  | −0.5 to V <sub>CC</sub> + 0.5 |      |
| Output current                            | I <sub>OL</sub>  | 2                             | mA   |
| Output current                            | I <sub>OH</sub>  | −2                            |      |
| Output current (Total)                    | ΣI <sub>OL</sub> | 80                            |      |
| Output current (Total)                    | ΣI <sub>OH</sub> | −80                           |      |
| Power dissipation (T <sub>a</sub> = 85°C) | PD               | 600                           | mW   |
| Soldering temperature (10 s)              | TSOLDER          | 260                           | °C   |
| Storage temperature                       | TSTG             | −65 to 150                    |      |
| Operating temperature                     | TOPR             | −20 to 70                     |      |

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

### 4.2 DC Characteristics (1/2)

| Parameter  |                                 | Symbol | Condition           |                   | Min       | Typ. | Max       | Unit |
|--|---------------------------------|--------|---------------------|-------------------|-----------|------|-----------|------|
| Power supply voltage<br>(AVCC = DVCC)<br>(AVSS = DVSS = 0 V) |                                 | VCC    | fc = 4 to 27 MHz    | fs = 30 to 34 kHz | 2.7       | –    | 3.6       | V    |
|  |                                 |        | fc = 4 to 36 MHz    |                   | 3.0       | –    | 3.6       |      |
| Input low voltage  | D0 to D15                       | VIL    | VCC ≥ 2.7 V         |                   | –0.3      | –    | 0.6       | V    |
|  | P52 to P7<br>(except PB3, P9)   | VIL1   | VCC ≥ 2.7 V         |                   |           | –    | 0.3 Vcc   |      |
|  | RESET , NMI ,<br>PB3 (INT0), P9 | VIL2   | VCC ≥ 2.7 V         |                   |           | –    | 0.25 Vcc  |      |
|  | AM0 to AM1                      | VIL3   | VCC ≥ 2.7 V         |                   |           | –    | 0.3       |      |
|  | X1                              | VIL4   | VCC ≥ 2.7 V         |                   |           | –    | 0.2 Vcc   |      |
| Input high voltage   | D0 to D15                       | VIH    | 3.6 V ≥ VCC ≥ 2.7 V |                   | 2.0       | –    | Vcc + 0.3 |      |
|  | P52 to P7<br>(except PB3, P9)   | VIH1   | VCC ≥ 2.7 V         |                   | 0.7 Vcc   | –    |           |      |
|  | RESET , NMI ,<br>PB3 (INT0), P9 | VIH2   | VCC ≥ 2.7 V         |                   | 0.75 Vcc  | –    |           |      |
|  | AM0 to AM1                      | VIH3   | VCC ≥ 2.7 V         |                   | Vcc – 0.3 | –    |           |      |
|  | X1                              | VIH4   | VCC ≥ 2.7 V         |                   | 0.8 Vcc   | –    |           |      |
| Output low voltage   |                                 | VOL    | IOL = 1.6 mA        |                   | –         | –    | 0.45      | V    |
| Output high voltage  |                                 | VOH    | IOH = –400 μA       |                   | 2.4       | –    | –         |      |

Note: Typical values are for when T<sub>a</sub> = 25°C and V<sub>CC</sub> = 3.0 V unless otherwise noted.

## DC Characteristics (2/2)

| Parameter  | Symbol | Condition  | Min | Typ.<br>(Note 1) | Max      | Unit      |
|--|--------|--|-----|------------------|----------|-----------|
| Input leakage current  | ILI    | $0.0 \leq V_{IN} \leq V_{CC}$                    | –   | 0.02             | $\pm 5$  | $\mu A$   |
| Output leakage current   | ILO    | $0.2 \leq V_{IN} \leq V_{CC} - 0.2$              | –   | 0.05             | $\pm 10$ | $\mu A$   |
| Power down voltage<br>(at STOP, RAM back up)                                 | VSTOP  | $V_{IL2} = 0.2V_{CC}$ ,<br>$V_{IH2} = 0.8V_{CC}$ | 1.8 | –                | 3.6      | V         |
| $\overline{RESET}$ pull-up resistor  | RRST   | $3.6 V \geq V_{CC} \geq 2.7 V$                   | 100 | –                | 400      | $k\Omega$ |
| Pin capacitance  | CIO    | $f_c = 1 \text{ MHz}$                            | –   | –                | 10       | pF        |
| Schmitt width<br>$\overline{RESET}$ , $\overline{NMI}$ ,<br>INT0, KI0 to KI7 | VTH    | $V_{CC} \geq 2.7 V$                              | 0.4 | 1.0              | –        | V         |
| Programmable pull-up<br>resistor   | RKH    | $3.6 V \geq V_{CC} \geq 2.7 V$                   | 100 | –                | 400      | $k\Omega$ |
| NORMAL (Note 2)  | Icc    | $V_{CC} = 3.6 V$<br>$f_c = 36 \text{ MHz}$       | –   | 23.0             | 35.0     | mA        |
| IDLE2  |        |  | –   | 16.0             | 23.0     |           |
| IDLE1  |        |  | –   | 1.6              | 3.0      |           |
| SLOW (Note 2)  |        | $V_{CC} = 3.6 V$<br>$f_s = 32.768 \text{ kHz}$   | –   | 23.0             | 45.0     | $\mu A$   |
| IDLE2  |        |  | –   | 14.0             | 35.0     |           |
| IDLE1  |        |  | –   | 6.0              | 25.0     |           |
| STOP   |        | $V_{CC} = 3.6 V$                                 | –   | 0.2              | 15.0     | $\mu A$   |

Note 1: Typical values are for when  $T_a = 25^\circ C$  and  $V_{CC} = 3.0 V$  unless otherwise noted.

Note 2: Icc measurement conditions (NORMAL, SLOW):

All functions are operational; output pins are open and input pins are fixed.  $CL = 30 \text{ pF}$  loaded on data and address bus.

## 4.3 AC Characteristics

V<sub>CC</sub> = 2.7 to 3.6 V case of f<sub>FPH</sub> = 27 MHzV<sub>CC</sub> = 3.0 to 3.6 V case of f<sub>FPH</sub> = 36 MHz


| No. | Symbol            | Parameter  | Variable  |           | f <sub>FPH</sub> = 27 MHz |       | f <sub>FPH</sub> = 36 MHz |       | Unit |
|-----|-------------------|--|-----------|-----------|---------------------------|-------|---------------------------|-------|------|
|     |                   |  | Min       | Max       | Min                       | Max   | Min                       | Max   |      |
| 1   | t <sub>FPH</sub>  | f <sub>FPH</sub> period (= x)  | 27.7      | 31250     | 37                        |       | 27.7                      |       | ns   |
| 2   | t <sub>AC</sub>   | A0 to A23 valid → $\overline{RD}$ / $\overline{WR}$ fall                     | x – 23    |           | 14                        |       | 4.7                       |       | ns   |
| 3   | t <sub>CAR</sub>  | $\overline{RD}$ rise → A0 to A23 hold  | 0.5x – 13 |           | 5.5                       |       | 0.85                      |       | ns   |
| 4   | t <sub>CAW</sub>  | $\overline{WR}$ rise → A0 to A23 hold  | x – 13    |           | 24                        |       | 14.7                      |       | ns   |
| 5   | t <sub>AD</sub>   | A0 to A23 valid → D0 to D15 input  |           | 3.5x – 24 |                           | 105.5 |                           | 72.95 | ns   |
| 6   | t <sub>RD</sub>   | $\overline{RD}$ fall → D0 to D15 input                                       |           | 2.5x – 24 |                           | 68.5  |                           | 45.25 | ns   |
| 7   | t <sub>RR</sub>   | $\overline{RD}$ low width  | 2.5x – 15 |           | 77.5                      |       | 54.25                     |       | ns   |
| 8   | t <sub>HR</sub>   | $\overline{RD}$ rise → D0 to D15 hold  | 0         |           | 0                         |       | 0                         |       | ns   |
| 9   | t <sub>WW</sub>   | $\overline{WR}$ low width  | 2x – 15   |           | 59                        |       | 40.4                      |       | ns   |
| 10  | t <sub>DW</sub>   | D0 to D15 valid → $\overline{WR}$ rise                                       | 1.5x – 35 |           | 20.5                      |       | 5.5                       |       | ns   |
| 11  | t <sub>WD</sub>   | $\overline{WR}$ rise → D0 to D15 hold  | x – 25    |           | 12                        |       | 2.7                       |       | ns   |
| 12  | t <sub>SBA</sub>  | Data byte control access time for SRAM                                       |           | 3x – 39   |                           | 72    |                           | 44.1  | ns   |
| 13  | t <sub>SWP</sub>  | Write pulse width for SRAM   | 2x – 15   |           | 59                        |       | 40.4                      |       | ns   |
| 14  | t <sub>SBW</sub>  | Data byte control to end of write for SRAM                                   | 3x – 25   |           | 86                        |       | 58.1                      |       | ns   |
| 15  | t <sub>SAS</sub>  | Address setup time for SRAM  | 1.5x – 35 |           | 20.5                      |       | 6.55                      |       | ns   |
| 16  | t <sub>SWR</sub>  | Write recovery time for SRAM   | 0.5x – 13 |           | 5.5                       |       | 0.85                      |       | ns   |
| 17  | t <sub>SDS</sub>  | Data setup time for SRAM   | 2x – 35   |           | 39                        |       | 20.4                      |       | ns   |
| 18  | t <sub>SDH</sub>  | Data hold time for SRAM  | 0.5x – 13 |           | 5.5                       |       | 0.85                      |       | ns   |
| 19  | t <sub>AW</sub>   | A0 to A23 valid → $\overline{WAIT}$ input (1 + N) wait                       |           | 3.5x – 60 |                           | 69.5  |                           | 36.95 | ns   |
| 20  | t <sub>CW</sub>   | $\overline{RD}$ / $\overline{WR}$ fall → $\overline{WAIT}$ hold (1 + N) wait | 2.5x + 0  |           | 92.5                      |       | 69.25                     |       | ns   |
| 21  | t <sub>APH</sub>  | A0 to A23 valid → PORT input   |           | 3.5x – 89 |                           | 40.5  |                           | 7.95  | ns   |
| 22  | t <sub>APH2</sub> | A0 to A23 valid → PORT hold  | 3.5x      |           | 129.5                     |       | 96.95                     |       | ns   |
| 23  | t <sub>AP0</sub>  | A0 to A23 valid → PORT valid   |           | 3.5x + 60 |                           | 189.5 |                           | 156.9 | ns   |

## AC measuring conditions

- Output Level:  $V_{OL} = 0.4V_{CC}$
- Input Level:  $V_{IH} = 0.7V_{CC}$


Note: Symbol x in the above table means the period of clock f<sub>FPH</sub>, it's half period of the system clock f<sub>sys</sub> for CPU core. The period of f<sub>FPH</sub> depends on the clock gear setting or the selection of high-/low-frequency oscillator.

## (1) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as  $\overline{RD}$  and  $\overline{CS}$  are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

## ( 2 ) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as  $\overline{WR}$  and  $\overline{CS}$  are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



## 4.4 SDRAM Controller AC Electrical Characteristics

V<sub>CC</sub> = 2.7 to 3.6 V case of f<sub>FPH</sub> = 27 MHzV<sub>CC</sub> = 3.0 to 3.6 V case of f<sub>FPH</sub> = 36 MHz

| No. | Symbol           | Parameter                               | Variable |       | 27 MHz |       | 36 MHz |       | Unit |
|-----|------------------|---|----------|-------|--------|-------|--------|-------|------|
|     |                  |   | Min      | Max   | Min    | Max   | Min    | Max   |      |
| 1   | t <sub>RC</sub>  | Ref/active to ref/active command period | 4X       |       | 148    |       | 27.7   |       | ns   |
| 2   | t <sub>RAS</sub> | Active to precharge command period      | 4X       | 12210 | 148    | 12210 | 111.1  | 12210 | ns   |
| 3   | t <sub>RCD</sub> | Active to read/write command delay time | 2X       |       | 74     |       | 55.6   |       | ns   |
| 4   | t <sub>RP</sub>  | Precharge to active command period      | 2X       |       | 74     |       | 55.6   |       | ns   |
| 5   | t <sub>RRD</sub> | Active to active command period         | 6X       |       | 222    |       | 166.7  |       | ns   |
| 6   | t <sub>WR</sub>  | Write recovery time (CL* = 2)           | 2X       |       | 74     |       | 55.6   |       | ns   |
| 7   | t <sub>WR2</sub> | Write recovery time                     | 3X       |       | 111    |       | 83     |       |      |
| 8   | t <sub>CK</sub>  | CLK cycle time (CL* = 2)                | 2X       |       | 74     |       | 55.6   |       | ns   |
| 9   | t <sub>CH</sub>  | CLK high level width                    | 1X–15    |       | 22     |       | 12.8   |       | ns   |
| 10  | t <sub>CL</sub>  | CLK low level width                     | 1X–15    |       | 22     |       | 12.8   |       | ns   |
| 11  | t <sub>AC</sub>  | Access time from CLK (CL* = 2)          |          | 1X–25 |        | 12    |        | 2.8   | ns   |
| 12  | t <sub>OH</sub>  | Output data hold time                   | 0        |       | 0      |       | 0      |       | ns   |
| 13  | t <sub>DS</sub>  | Data-in setup time                      | 2X–35    |       | 39     |       | 20.6   |       | ns   |
| 14  | t <sub>DH</sub>  | Data-in hold time                       | 2.5X–20  |       | 72     |       | 49.4   |       | ns   |
| 15  | t <sub>AS</sub>  | Address setup time                      | 1.5X–35  |       | 20     |       | 6.7    |       | ns   |
| 16  | t <sub>AH</sub>  | Address hold time                       | 0.5X–13  |       | 5      |       | 0.9    |       | ns   |
| 17  | t <sub>CKS</sub> | CKE setup time                          | 1X–15    |       | 22     |       | 12.8   |       | ns   |
| 18  | t <sub>CMS</sub> | Command setup time                      | 1X–15    |       | 22     |       | 12.8   |       | ns   |
| 19  | t <sub>CMH</sub> | Command hold time                       | 1X–15    |       | 22     |       | 12.8   |       | ns   |
| 20  | t <sub>RSC</sub> | Mode register set cycle time            | 2X       |       | 74     |       | 55.6   |       | ns   |


\* CL is CAS latency.

## AC measuring conditions


- Output level: 0.7V<sub>OH</sub> (High) / 0.3V<sub>OL</sub> (Low) / 50pF
- Input level: 0.7V<sub>OH</sub> (High) / 0.3V<sub>OL</sub> (Low) / V<sub>CC</sub>

Note: Symbol x in the above table means the period of clock f<sub>FPH</sub>, it's half period of the system clock f<sub>SYS</sub> for CPU core. The period of f<sub>FPH</sub> depends on the clock gear setting or the selection of high-/low-frequency oscillator.


- SDRAM read (CPU access)




- SDRAM write timing (CPU access)




- SDRAM write timing (CPU write receiver enable)




- SDRAM burst read timing (Head of burst cycle)




- SDRAM burst read timing (End of burst cycle)




- SDRAM initialize timing



- SDRAM refresh timing



- SDRAM self-refresh timing



## 4.5 AD Conversion Characteristics

AVCC = VCC, AVSS = VSS

| Symbol               | Parameter   | Condition            | Min                      | Typ.      | Max                      | Unit          |
|----------------------|---|----------------------|--------------------------|-----------|--------------------------|---------------|
| VREFH                | Analog reference voltage (+)                                | VCC = 2.7 V to 3.6 V | $V_{CC} - 0.2 \text{ V}$ | $V_{CC}$  | $V_{CC}$                 | V             |
| VREFL                | Analog reference voltage (-)                                |                      | $V_{SS}$                 | $V_{SS}$  | $V_{SS} + 0.2 \text{ V}$ |               |
| VAIN                 | Analog input voltage range                                  |                      | $V_{REFL}$               |           | $V_{REFH}$               |               |
| IREF<br>(VREFL = 0V) | Analog current for analog reference voltage<br><VREFON> = 1 |                      |                          | 0.94      | 1.20                     | mA            |
|                      | <VREFON> = 0  |                      |                          | 0.02      | 5.0                      | $\mu\text{A}$ |
| —                    | Error<br>(Not including quantizing errors)                  |                      |                          | $\pm 1.0$ | $\pm 4.0$                | LSB           |

Note 1:  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/1024 \text{ [V]}$ .

Note 2: The operation above is guaranteed for  $f_{FPH} \geq 4 \text{ MHz}$ .

Note 3: The value of  $I_{CC}$  includes the current which flows through the AVCC pin.

## 4.6 Serial Channel Timing (I/O internal mode)

### ( 1 ) SCLK input mode

V<sub>CC</sub> = 2.7 to 3.6 V case of f<sub>FPH</sub> = 27 MHz

V<sub>CC</sub> = 3.0 to 3.6 V case of f<sub>FPH</sub> = 36 MHz


| Symbol           | Parameter                                       | Variable                     |                      | 27 MHz |     | 36 MHz |     | Unit |
|------------------|---|------------------------------|----------------------|--------|-----|--------|-----|------|
|                  |   | Min                          | Max                  | Min    | Max | Min    | Max |      |
| t <sub>SCY</sub> | SCLK period                                     | 16X                          |                      | 0.59   |     | 0.44   |     | μs   |
| t <sub>OSS</sub> | Output data<br>→ SCLK rising/falling edge*      | t <sub>SCY</sub> /2 - 4X-110 |                      | 38     |     | 0      |     | ns   |
| t <sub>OHS</sub> | SCLK rising/falling edge*<br>→ Output data hold | t <sub>SCY</sub> /2 + 2X + 0 |                      | 370    |     | 277    |     | ns   |
| t <sub>HSR</sub> | SCLK rising/falling edge*<br>→ Input data hold  | 3X + 10                      |                      | 121    |     | 93     |     | ns   |
| t <sub>SRD</sub> | SCLK rising/falling edge*<br>→ Valid data input |                              | t <sub>SCY</sub> - 0 |        | 592 |        | 443 | ns   |
| t <sub>RDS</sub> | SCLK rising/falling edge*<br>→ Valid data input | 0                            |                      | 0      |     | 0      |     | ns   |

### ( 2 ) SCLK output mode

| Symbol           | Parameter                                       | Variable                 |                             | 27 MHz |     | 36 MHz |     | Unit |
|------------------|---|--------------------------|-----------------------------|--------|-----|--------|-----|------|
|                  |   | Min                      | Max                         | Min    | Max | Min    | Max |      |
| t <sub>SCY</sub> | SCLK period                                     | 16X                      | 8192X                       | 0.59   | 303 | 0.44   | 227 | μs   |
| t <sub>OSS</sub> | Output data<br>→ SCLK rising/falling edge*      | t <sub>SCY</sub> /2 - 40 |                             | 256    |     | 181    |     | ns   |
| t <sub>OHS</sub> | SCLK rising/falling edge*<br>→ Output data hold | t <sub>SCY</sub> /2 - 40 |                             | 256    |     | 181    |     | ns   |
| t <sub>HSR</sub> | SCLK rising/falling edge*<br>→ Input data hold  | 0                        |                             | 0      |     | 0      |     | ns   |
| t <sub>SRD</sub> | SCLK rising/falling edge*<br>→ Valid data input |                          | t <sub>SCY</sub> - 1X - 180 |        | 375 |        | 235 | ns   |
| t <sub>RDS</sub> | SCLK rising/falling edge*<br>→ Valid data input | 1X + 180                 |                             | 217    |     | 207.7  |     | ns   |

SCLK rising/falling edge\*: The rising edge is used in SCLK rising mode.  
The Falling edge is used in SCLK falling mode.

Note: Above table's data values at 27 MHz and 36 MHz are calculated from t<sub>SCY</sub> = 16x base.



## 4.7 Event Counter (TA0IN)

| Symbol            | Parameter              | Variable |     | 27 MHz<br>(V <sub>CC</sub> = 2.7 to 3.6 V) |     | 36 MHz<br>(V <sub>CC</sub> = 3.0 to 3.6 V) |     | Unit |
|-------------------|------------------------|----------|-----|--|-----|--|-----|------|
|                   |                        | Min      | Max | Min  | Max | Min  | Max |      |
| t <sub>VCK</sub>  | Clock period           | 8X + 100 |     | 396  |     | 321  |     | ns   |
| t <sub>VCKL</sub> | Clock low level width  | 4X + 40  |     | 188  |     | 151  |     | ns   |
| t <sub>VCKH</sub> | Clock high level width | 4X + 40  |     | 188  |     | 151  |     | ns   |


## 4.8 Interrupt, Capture

(1)  $\overline{\text{NMI}}$ , INT0 to INT3 interrupts

| Symbol             | Parameter   | Variable |     | 27 MHz<br>(V <sub>CC</sub> = 2.7 to 3.6 V) |     | 36 MHz<br>(V <sub>CC</sub> = 3.0 to 3.6 V) |     | Unit |
|--------------------|---|----------|-----|--|-----|--|-----|------|
|                    |   | Min      | Max | Min  | Max | Min  | Max |      |
| t <sub>INTAL</sub> | $\overline{\text{NMI}}$ , INT0 to INT3 low level width  | 4X + 40  |     | 188  |     | 151  |     | ns   |
| t <sub>INTAH</sub> | $\overline{\text{NMI}}$ , INT0 to INT3 high level width | 4X + 40  |     | 188  |     | 151  |     | ns   |



## 4.9 LCD Controller SR Mode

V<sub>CC</sub> = 2.7 to 3.6 V case of f<sub>FPH</sub> = 27 MHzV<sub>CC</sub> = 3.0 to 3.6 V case of f<sub>FPH</sub> = 36 MHz

| No. | Symbol           | Parameter                 | Variable                |     | f <sub>FPH</sub> = 27 MHz<br>(Case: t <sub>m</sub> = 0) |     | f <sub>FPH</sub> = 36 MHz<br>(Case: t <sub>m</sub> = 0) |     | Unit |
|-----|------------------|---------------------------|-------------------------|-----|---|-----|---|-----|------|
|     |                  |                           | Min                     | Max | Min   | Max | Min   | Max |      |
| 1   | t <sub>DSU</sub> | Data valid → D1BSCP fall  | x - 20 + t <sub>m</sub> |     | 17  |     | 7.7   |     | ns   |
| 2   | t <sub>DHD</sub> | D1BSCP fall → Data hold   | x - 5 + t <sub>m</sub>  |     | 32  |     | 22  |     | ns   |
| 3   | t <sub>CWH</sub> | D1BSCP → Clock high width | x - 10 + t <sub>m</sub> |     | 27  |     | 17.7  |     | ns   |
| 4   | t <sub>CWL</sub> | D1BSCP → Clock low width  | x - 10 + t <sub>m</sub> |     | 27  |     | 17.7  |     | ns   |
| 5   | t <sub>CW</sub>  | D1BSCP → Clock cycle      | 2x + 2t <sub>m</sub>    |     | 27  |     | 55.4  |     | ns   |

$$t_m = (2^{\text{SCPW}} - 1) X$$

SCPW: Setting of (LCDMODE)&lt;SCPW1:0&gt;

$$X: 1/f_{\text{FPH}}$$

Example: If SCPW = 3 (8 clock mode), f<sub>FPH</sub> = 36 [MHz]

$$t_m = (2^3 - 1) * 1/36 \text{ MHz} = 194.4 \text{ [ns]}$$

Table 4.9.1 t<sub>m</sub> at f<sub>FPH</sub> = 36 [MHz]


| SCP Width | <SCPW1:0> | t <sub>m</sub> |
|-----------|-----------|----------------|
| Base SCP  | 00        | 0 ns           |
| 2 clocks  | 01        | 27.77 ns       |
| 4 clocks  | 10        | 83.31 ns       |
| 8 clocks  | 11        | 194.4 ns       |

#### 4.10 Recommended Crystal Oscillation Circuit

TMP91C820A is evaluated by below oscillator vender. Use of this information.

Note: Total loads value of oscillator is sum of external loads (C1 and C2) and floating loads of actual assemble board. There is a possibility of miss operating using C1 and C2 value in below table. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.

##### (1) Connection example



## (2) TMP91C820A recommended oscillator: Murata Manufacturing Co., Ltd.

Circuit parameter recommended

| MCU        | Oscillation Frequency [MHz] | Item of Oscillator<br>Upper: Old<br>Lower: New | Parameter of Elements |         |                 |                 | Running Condition    |            |
|------------|-----------------------------|--|-----------------------|---------|-----------------|-----------------|----------------------|------------|
|            |                             |  | C1 [pF]               | C2 [pF] | Rf [ $\Omega$ ] | Rd [ $\Omega$ ] | Voltage of Power [V] | Tc [°C]    |
| TMP91C820A | 2.00                        | CSTLS2M00G56-B0                                | (47)                  | (47)    | Open            | 0               | 1.8 to 2.2           | -40 to +85 |
|            | 2.50                        | CSTLS2M50G56-B0                                | (47)                  | (47)    | Open            | 0               |                      |            |
|            | 10.00                       | CSTS1000MG03<br>*CSTLS10M0G53-B0               | (15)                  | (15)    | Open            | 0               |                      |            |
|            | 12.50                       | CSA12.5MTZ093<br>*CSALA12M5T55093-B0           | 30                    | 30      | Open            | 0               |                      |            |
|            |                             | CST12.0MTW093<br>*CSTLA12M5T55093-B0           | (30)                  | (30)    | Open            | 0               |                      |            |

| MCU        | Oscillation Frequency [MHz] | Item of Oscillator<br>Upper: Old<br>Lower: New | Parameter of Elements |         |                 |                 | Running Condition    |            |
|------------|-----------------------------|--|-----------------------|---------|-----------------|-----------------|----------------------|------------|
|            |                             |  | C1 [pF]               | C2 [pF] | Rf [ $\Omega$ ] | Rd [ $\Omega$ ] | Voltage of Power [V] | Tc [°C]    |
| TMP91C820A | 4.00                        | CSTS0400MG06<br>*CSTLS4M00G56-B0               | (47)                  | (47)    | Open            | 0               | 2.7 to 3.6           | -40 to +85 |
|            | 6.750                       | CSTS0675MG06<br>*CSTLS6M75G56-B0               | (47)                  | (47)    | Open            | 0               |                      |            |
|            | 12.50                       | CSA12.5MTZ<br>*CSALA12M5T55-B0                 | 30                    | 30      | Open            | 0               |                      |            |
|            |                             | CST12.0MTW<br>*CSTLA12M5T55-B0                 | (30)                  | (30)    | Open            | 0               |                      |            |
|            | 20.00                       | CSALS20M0X53-B0                                | 5                     | 5       | Open            | 0               |                      |            |
|            |                             | CSTLS20M0X51-B0                                | (5)                   | (5)     | Open            | 0               |                      |            |
|            | 27.00                       | CSALS27M0X51-B0                                | Open                  | Open    | 10K             | 0               |                      |            |
|            | 32.00                       | CSALA32M0X51-B0                                | 3                     | 3       | Open            | 0               |                      |            |

Note: In CST \*\*\*type oscillator, capacitance C1, C2 is built in.

- The product numbers and specifications of the resonator and oscillator are subject to change without notice. For the latest information, please refer to the following URL: <http://www.murata.co.jp/search/index.html>

## 5. Table of SFRs

The special function registers (SFRs) include the I/O allocated to the 4-Kbyte address space from 0000000H to 00000FFFH.

- (1) I/O ports
- (2) I/O port control
- (3) Interrupt control
- (4) Chip select/wait control
- (5) Clock gear
- (6) DFM (Clock doubler)
- (7) 8-bit timer
- (8) UART/serial channel
- (9) Cibus/serial interface
- (10) AD converter
- (11) Watchdog timer
- (12) RTC (Real time clock)
- (13) Melody/alarm generator
- (14) MMU
- (15) LCD controller
- (16) SDRAM controller
- (17) 16-bit timer

Table layout

| Symbol | Name | Address | 7 | 6 |  |  | 1 | 0 |                             |
|--------|------|---------|---|---|--|--|---|---|-----------------------------|
|        |      |         |   |   |  |  |   |   | → Bit symbol                |
|        |      |         |   |   |  |  |   |   | → Read/Write                |
|        |      |         |   |   |  |  |   |   | → Initial value after reset |
|        |      |         |   |   |  |  |   |   | → Remarks                   |

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these register.

Example: When setting bit 0 only of the register POCCR, cannot be used. The LD (Transfer) instruction is used to write all Read/write

R/W: Both read and write are possible.

R: Only read is possible.

W: Only write is possible.

W\*: Both read and write are possible (when this bit is r

Prohibit RMW: Read-modify-write is prohibited (The EX, ADD, SBC, INC, DEC, AND, OR, XOR, SET, CHG, TSET, RLC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD i read-modify-write instructions.)

Prohibit RMW: Read-modify-write is prohibited when contr

Table 5.1 SFR Address Map (1/4)

[1], [2] PORT

| Address | Name |
|---------|------|
| 0000H   | P0   |
| 1H      | P1   |
| 2H      | P0CR |
| 3H      |      |
| 4H      | P1CR |
| 5H      | P1FC |
| 6H      | P2   |
| 7H      | P3   |
| 8H      | P2CR |
| 9H      | P2FC |
| AH      | P3CR |
| BH      | P3FC |
| CH      | P4   |
| DH      | P5   |
| EH      | P4CR |
| FH      | P4FC |

| Address | Name  |
|---------|-------|
| 0010H   | P5CR  |
| 1H      |       |
| 2H      | P6    |
| 3H      | P7    |
| 4H      |       |
| 5H      | P6FC  |
| 6H      | P7CR  |
| 7H      | P7FC  |
| 8H      | P8    |
| 9H      | P9    |
| AH      |       |
| BH      | P6FC2 |
| CH      | P7FC2 |
| DH      | P9FC  |
| EH      | PA    |
| FH      | P7ODE |

| Address | Name  |
|---------|-------|
| 0020H   |       |
| 1H      | PAFC  |
| 2H      | PB    |
| 3H      | PC    |
| 4H      | PBCR  |
| 5H      | PBFC  |
| 6H      | PCCR  |
| 7H      | PCFC  |
| 8H      | PCODE |
| 9H      | PD    |
| AH      | PDFC  |
| BH      | PBODE |
| CH      | PE    |
| DH      | PECR  |
| EH      | PEFC  |
| FH      |       |

| Address | Name |
|---------|------|
| 0030H   | PF   |
| 1H      |      |
| 2H      | PFFC |
| 3H      |      |
| 4H      |      |
| 5H      |      |
| 6H      |      |
| 7H      |      |
| 8H      |      |
| 9H      |      |
| AH      |      |
| BH      |      |
| CH      |      |
| DH      |      |
| EH      |      |
| FH      |      |

| Address | Name |
|---------|------|
| 0070H   |      |
| 1H      |      |
| 2H      |      |
| 3H      |      |
| 4H      |      |
| 5H      |      |
| 6H      |      |
| 7H      |      |
| 8H      |      |
| 9H      |      |
| AH      |      |
| BH      |      |
| CH      |      |
| DH      | PZ   |
| EH      | PZCR |
| FH      | PZFC |

[3] INTC

| Address | Name   |
|---------|--------|
| 0080H   | DMA0V  |
| 1H      | DMA1V  |
| 2H      | DMA2V  |
| 3H      | DMA3V  |
| 4H      |        |
| 5H      |        |
| 6H      |        |
| 7H      |        |
| 8H      | INTCLR |
| 9H      | DMAR   |
| AH      | DMAB   |
| BH      |        |
| CH      | IIMC   |
| DH      |        |
| EH      |        |
| FH      |        |

| Address | Name       |
|---------|------------|
| 0090H   | INTE0AD    |
| 1H      | INTE12     |
| 2H      | INTE3ALM4  |
| 3H      | INTEALM01  |
| 4H      | INTEALM23  |
| 5H      | INTETA01   |
| 6H      | INTETA23   |
| 7H      | INTERTCKEY |
| 8H      | INTES0     |
| 9H      | INTES1     |
| AH      | INTES2LCD  |
| BH      | INTETC01   |
| CH      | INTETC23   |
| DH      | INTEP01    |
| EH      | INTESS01   |
| FH      | INTESS2    |

| Address | Name    |
|---------|---------|
| 00A0H   | INTES3  |
| 1H      | INTETB0 |
| 2H      |         |
| 3H      |         |
| 4H      |         |
| 5H      |         |
| 6H      |         |
| 7H      |         |
| 8H      |         |
| 9H      |         |
| AH      |         |
| BH      |         |
| CH      |         |
| DH      |         |
| EH      |         |
| FH      |         |

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

Table 5.2 SFR Address Map (2/4)

[4] CS/WAIT

| Address | Name  |
|---------|-------|
| 00C0H   | B0CS  |
| 1H      | B1CS  |
| 2H      | B2CS  |
| 3H      | B3CS  |
| 4H      |       |
| 5H      |       |
| 6H      |       |
| 7H      | BEXCS |
| 8H      | MSAR0 |
| 9H      | MAMR0 |
| AH      | MSAR1 |
| BH      | MAMR1 |
| CH      | MSAR2 |
| DH      | MAMR2 |
| EH      | MSAR3 |
| FH      | MAMR3 |

[5], [6] CGEAR, DFM

| Address | Name   |
|---------|--------|
| 00E0H   | SYSCR0 |
| 1H      | SYSCR1 |
| 2H      | SYSCR2 |
| 3H      | EMCCR0 |
| 4H      | EMCCR1 |
| 5H      | EMCCR2 |
| 6H      | EMCCR3 |
| 7H      |        |
| 8H      | DFMCR0 |
| 9H      | DFMCR1 |
| AH      |        |
| BH      |        |
| CH      |        |
| DH      |        |
| EH      |        |
| FH      |        |

[7] TMRA

| Address | Name     |
|---------|----------|
| 0100H   | TA01RUN  |
| 1H      |          |
| 2H      | TA0REG   |
| 3H      | TA1REG   |
| 4H      | TA01MOD  |
| 5H      | TA01FFCR |
| 6H      |          |
| 7H      |          |
| 8H      | TA23RUN  |
| 9H      |          |
| AH      | TA2REG   |
| BH      | TA3REG   |
| CH      | TA23MOD  |
| DH      | TA3FFCR  |
| EH      |          |
| FH      |          |

[8] UART/SIO

| Address | Name    |
|---------|---------|
| 0200H   | SC0BUF  |
| 1H      | SC0CR   |
| 2H      | SC0MOD0 |
| 3H      | BR0CR   |
| 4H      | BR0ADD  |
| 5H      | SC0MOD1 |
| 6H      |         |
| 7H      | SIRCR   |
| 8H      | SC1BUF  |
| 9H      | SC1CR   |
| AH      | SC1MOD0 |
| BH      | BR1CR   |
| CH      | BR1ADD  |
| DH      | SC1MOD1 |
| EH      |         |
| FH      |         |

| Address | Name    |
|---------|---------|
| 0210H   | SC2BUF  |
| 1H      | SC2CR   |
| 2H      | SC2MOD0 |
| 3H      | BR2CR   |
| 4H      | BR2ADD  |
| 5H      | SC2MOD1 |
| 6H      |         |
| 7H      |         |
| 8H      |         |
| 9H      |         |
| AH      |         |
| BH      |         |
| CH      |         |
| DH      |         |
| EH      |         |
| FH      |         |

[9] I<sup>2</sup>C bus/SIO

| Address | Name           |
|---------|----------------|
| 0240H   | SBI0CR1        |
| 1H      | SBI0DBR        |
| 2H      | I2C0AR         |
| 3H      | SBI0CR2/SBI0SR |
| 4H      | SBI0BR0        |
| 5H      | SBI0BR1        |
| 6H      |                |
| 7H      |                |
| 8H      |                |
| 9H      |                |
| AH      |                |
| BH      |                |
| CH      |                |
| DH      |                |
| EH      |                |
| FH      |                |

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

Table 5.3 SFR Address Map (3/4)

## [10] 10-bit ADC

| Address | Name     |
|---------|----------|
| 02A0H   | ADREG04L |
| 1H      | ADREG04H |
| 2H      | ADREG15L |
| 3H      | ADREG15H |
| 4H      | ADREG26L |
| 5H      | ADREG26H |
| 6H      | ADREG37L |
| 7H      | ADREG37H |
| 8H      |          |
| 9H      |          |
| AH      |          |
| BH      |          |
| CH      |          |
| DH      |          |
| EH      |          |
| FH      |          |

| Address | Name   |
|---------|--------|
| 02B0H   | ADMOD0 |
| 1H      | ADMOD1 |
| 2H      |        |
| 3H      |        |
| 4H      |        |
| 5H      |        |
| 6H      |        |
| 7H      |        |
| 8H      |        |
| 9H      |        |
| AH      |        |
| BH      |        |
| CH      |        |
| DH      |        |
| EH      |        |
| FH      |        |

## [11] WDT

| Address | Name  |
|---------|-------|
| 0300H   | WDMOD |
| 1H      | WDCR  |
| 2H      |       |
| 3H      |       |
| 4H      |       |
| 5H      |       |
| 6H      |       |
| 7H      |       |
| 8H      |       |
| 9H      |       |
| AH      |       |
| BH      |       |
| CH      |       |
| DH      |       |
| EH      |       |
| FH      |       |

## [12] RTC

| Address | Name   |
|---------|--------|
| 0320H   | SECR   |
| 1H      | MINR   |
| 2H      | HOURR  |
| 3H      | DAYR   |
| 4H      | DATER  |
| 5H      | MONTHR |
| 6H      | YEARR  |
| 7H      | PAGER  |
| 8H      | RESTR  |
| 9H      |        |
| AH      |        |
| BH      |        |
| CH      |        |
| DH      |        |
| EH      |        |
| FH      |        |

## [13] MLD

| Address | Name    |
|---------|---------|
| 0330H   | ALM     |
| 1H      | MELALMC |
| 2H      | MELFL   |
| 3H      | MELFH   |
| 4H      | ALMINT  |
| 5H      |         |
| 6H      |         |
| 7H      |         |
| 8H      |         |
| 9H      |         |
| AH      |         |
| BH      |         |
| CH      |         |
| DH      |         |
| EH      |         |
| FH      |         |

## [14] MMU

| Address | Name   |
|---------|--------|
| 0350H   | LOCAL0 |
| 1H      | LOCAL1 |
| 2H      | LOCAL2 |
| 3H      | LOCAL3 |
| 4H      |        |
| 5H      |        |
| 6H      |        |
| 7H      |        |
| 8H      |        |
| 9H      |        |
| AH      |        |
| BH      |        |
| CH      |        |
| DH      |        |
| EH      |        |
| FH      |        |

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

Table 5.4 SFR Address Map (4/4)

## [15] LCDC

| Address | Name    |
|---------|---------|
| 04B0H   | LCDMODE |
| 1H      | LCDDVM  |
| 2H      | LCDSIZE |
| 3H      | LCDCCTL |
| 4H      | LCDDFFP |
| 5H      | LCDGL   |
| 6H      | LCDCM   |
| 7H      | LCDCW   |
| 8H      | LCDCH   |
| 9H      | LCDCP   |
| AH      | LCDCPL  |
| BH      | LCDCPM  |
| CH      | LCDCPH  |
| DH      |         |
| EH      |         |
| FH      |         |

| Address | Name   |
|---------|--------|
| 04C0H   | LSARAM |
| 1H      | LSARAH |
| 2H      | LEARAM |
| 3H      | LEARAH |
| 4H      | LSARBM |
| 5H      | LSARBH |
| 6H      | LEARBM |
| 7H      | LEARBH |
| 8H      | LSARCL |
| 9H      | LSARCM |
| AH      | LSARCH |
| BH      |        |
| CH      |        |
| DH      |        |
| EH      |        |
| FH      |        |

| Address | Name |
|---------|------|
| 04D0H   | LG0L |
| 1H      | LG0H |
| 2H      | LG1L |
| 3H      | LG1H |
| 4H      | LG2L |
| 5H      | LG2H |
| 6H      | LG3L |
| 7H      | LG3H |
| 8H      | LG4L |
| 9H      | LG4H |
| AH      | LG5L |
| BH      | LG5H |
| CH      | LG6L |
| DH      | LG6H |
| EH      | LG7L |
| FH      | LG7H |

| Address | Name  |
|---------|-------|
| 04E0H   | LG8L  |
| 1H      | LG8H  |
| 2H      | LG9L  |
| 3H      | LG9H  |
| 4H      | LGAL  |
| 5H      | LGALH |
| 6H      | LGBL  |
| 7H      | LGBH  |
| 8H      | LGCL  |
| 9H      | LGCH  |
| AH      | LGDL  |
| BH      | LGDH  |
| CH      | LGEL  |
| DH      | LGEH  |
| EH      | LGFL  |
| FH      | LGFH  |

## [16] SDRAMC

| Address | Name  |
|---------|-------|
| 04F0H   | SDACR |
| 1H      | SDRCR |
| 2H      |       |
| 3H      |       |
| 4H      |       |
| 5H      |       |
| 6H      |       |
| 7H      |       |
| 8H      |       |
| 9H      |       |
| AH      |       |
| BH      |       |
| CH      |       |
| DH      |       |
| EH      |       |
| FH      |       |

## [17] TMRB

| Address | Name    |
|---------|---------|
| 0180H   | TB0RUN  |
| 1H      |         |
| 2H      | TB0MOD  |
| 3H      | TB0FFCR |
| 4H      |         |
| 5H      |         |
| 6H      |         |
| 7H      |         |
| 8H      | TB0RG0L |
| 9H      | TB0RG0H |
| AH      | TB0RG1L |
| BH      | TB0RG1H |
| CH      | TB0CP0L |
| DH      | TB0CP0H |
| EH      | TB0CP1L |
| FH      | TB0CP1H |

Note: Do not access to the unnamed addresses (e.g., address to which no register has been allocated).



## ( 1 ) I / O ports ( 1 / 2 )

| Symbol | Name  | Address                   | 7  | 6   | 5   | 4   | 3  | 2   | 1   | 0   |
|--------|-------|---------------------------|--|---|-----|-----|--|-----|-----|-----|
| P0     | PORT0 | 00H                       | P07  | P06   | P05 | P04 | P03  | P02 | P01 | P00 |
|        |       |                           | R/W  |   |     |     |  |     |     |     |
|        |       |                           | Data from external port (Output latch register is cleared to 0.) |   |     |     |  |     |     |     |
| P1     | PORT1 | 01H                       | P17  | P16   | P15 | P14 | P13  | P12 | P11 | P10 |
|        |       |                           | R/W  |   |     |     |  |     |     |     |
|        |       |                           | Data from external port (Output latch register is cleared to 0.) |   |     |     |  |     |     |     |
| P2     | PORT2 | 06H                       | P27  | P26   | P25 | P24 | P23  | P22 | P21 | P20 |
|        |       |                           | R/W  |   |     |     |  |     |     |     |
|        |       |                           | Data from external port (Output latch register is cleared to 0.) |   |     |     |  |     |     |     |
| P3     | PORT3 | 07H                       | P37  | P36   | P35 | P34 | P33  | P32 | P31 | P30 |
|        |       |                           | R/W  |   |     |     |  |     |     |     |
|        |       |                           | Data from external port (Output latch register is cleared to 0.) |   |     |     |  |     |     |     |
| P4     | PORT4 | 0CH                       | P47  | P46   | P45 | P44 | P43  | P42 | P41 | P40 |
|        |       |                           | R/W  |   |     |     |  |     |     |     |
|        |       |                           | Data from external port (Output latch register is cleared to 0.) |   |     |     |  |     |     |     |
| PZ     | PORTZ | 7DH<br>(Prohibit<br>RMW*) |  |   |     |     | PZ3  | PZ2 | PZ1 | PZ0 |
|        |       |                           |  |   |     |     | R/W  |     |     |     |
|        |       |                           |  |   |     |     | Data from external<br>port (Output latch<br>register is set to 1.) |     | 1   | 1   |
|        |       |                           |  |   |     |     | 0: Pull-up resistor OFF<br>1: Pull-up resistor ON                  |     | —   |     |
| P5     | PORT5 | 0DH<br>(Prohibit<br>RMW*) |  | P56   |     |     |  |     |     |     |
|        |       |                           |  | R/W   |     |     |  |     |     |     |
|        |       |                           |  | Data from<br>external port<br>(Output<br>latch<br>register is<br>set to 1.) |     |     |  |     |     |     |
|        |       |                           |  | 0: Pull-up<br>resistor<br>OFF<br>1: Pull-up<br>resistor<br>ON               |     |     |  |     |     |     |
| P6     | PORT6 | 12H                       | P67  | P66   | P65 | P64 | P63  | P62 | P61 | P60 |
|        |       |                           | R/W  |   |     |     |  |     |     |     |
|        |       |                           | 1  | 1   | 1   | 1   | 1  | 0   | 1   | 1   |
| P7     | PORT7 | 13H                       | P77  | P76   | P75 | P74 | P73  | P72 | P71 | P70 |
|        |       |                           | R/W  |   |     |     |  |     |     |     |
|        |       |                           | Data from external port (Output latch register is set to 1.)     |   |     |     |  |     |     |     |
| P8     | PORT8 | 18H                       | P87  | P86   | P85 | P84 | P83  | P82 | P81 | P80 |
|        |       |                           | R  |   |     |     |  |     |     |     |
|        |       |                           | Data from external port  |   |     |     |  |     |     |     |
| P9     | PORT9 | 19H                       | P97  | P96   | P95 | P94 | P93  | P92 | P91 | P90 |
|        |       |                           | R  |   |     |     |  |     |     |     |
|        |       |                           | Data from external port  |   |     |     |  |     |     |     |
| PA     | PORTA | 1EH                       | PA7  | PA6   | PA5 | PA4 | PA3  | PA2 | PA1 | PA0 |
|        |       |                           | R/W  |   |     |     |  |     |     |     |
|        |       |                           | 1  |   |     |     |  |     |     |     |

## I/O ports (2/2)

| Symbol | Name  | Address | 7  | 6  | 5  | 4   | 3   | 2   | 1  | 0   |
|--------|-------|---------|--|--|--|-----|-----|-----|--|-----|
| PB     | PORTB | 22H     |  | PB6  | PB5  | PB4 | PB3 |     | PB1  | PB0 |
|        |       |         |  | R/W  |  |     |     |     | R/W  |     |
|        |       |         |  | Data from external port (Output latch register is set to 1.) |  |     |     |     | Data from external port (Output latch register is set to 1.) |     |
|        |       |         |  |  |  |     |     |     |  |     |
| PC     | PORTC | 23H     |  |  | PC5  | PC4 | PC3 | PC2 | PC1  | PC0 |
|        |       |         |  |  | R/W  |     |     |     |  |     |
|        |       |         |  |  | Data from external port (Output latch register is set to 1.) |     |     |     |  |     |
|        |       |         |  |  |  |     |     |     |  |     |
| PD     | PORTD | 29H     | PD7  | PD6  |  | PD4 | PD3 | PD2 | PD1  | PD0 |
|        |       |         | R/W  |  |  | R/W |     |     |  |     |
|        |       |         | 1  | 1  |  | 1   | 1   | 1   | 1  | 1   |
|        |       |         |  |  |  |     |     |     |  |     |
| PE     | PORTE | 2CH     | PE7  | PE6  | PE5  | PE4 | PE3 | PE2 | PE1  | PE0 |
|        |       |         | R/W  |  |  |     |     |     |  |     |
|        |       |         | Data from external port (Output latch register is set to 1.) |  |  |     |     |     |  |     |
|        |       |         |  |  |  |     |     |     |  |     |
| PF     | PORTF | 30H     | PF7  | PF6  | PF5  | PF4 | PF3 | PF2 | PF1  | PF0 |
|        |       |         | R/W  |  |  |     |     |     |  |     |
|        |       |         | 1  | 1  | 1  | 1   | 1   | 1   | 1  | 1   |
|        |       |         |  |  |  |     |     |     |  |     |

## ( 2 ) I / O port control ( 1 / 4 )

| Symbol | Name           | Address               | 7                                    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|--------|----------------|-----------------------|--------------------------------------|------|------|------|------|------|------|------|
| P0CR   | PORT0 control  | 02H<br>(Prohibit RMW) | P07C                                 | P06C | P05C | P04C | P03C | P02C | P01C | P00C |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0                                    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |                |                       | 0: Input 1: Output                   |      |      |      |      |      |      |      |
| P1CR   | PORT1 control  | 04H<br>(Prohibit RMW) | P17C                                 | P16C | P15C | P14C | P13C | P12C | P11C | P10C |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0                                    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |                |                       | 0: Input 1: Output                   |      |      |      |      |      |      |      |
| P1FC   | PORT1 function | 05H<br>(Prohibit RMW) | P17F                                 | P16F | P15F | P14F | P13F | P12F | P11F | P10F |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0/1                                  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  |
|        |                |                       | 0: Port, 1: Data bus (D15 to D8)     |      |      |      |      |      |      |      |
| P2CR   | PORT2 control  | 08H<br>(Prohibit RMW) | P27C                                 | P26C | P25C | P24C | P23C | P22C | P21C | P20C |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0/1                                  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  |
|        |                |                       | 0: Input 1: Output                   |      |      |      |      |      |      |      |
| P2FC   | PORT2 function | 09H<br>(Prohibit RMW) | P27F                                 | P26F | P25F | P24F | P23F | P22F | P21F | P20F |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0/1                                  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  |
|        |                |                       | 0: Port, 1: Address bus (A23 to A16) |      |      |      |      |      |      |      |
| P3CR   | PORT3 control  | 0AH<br>(Prohibit RMW) | P37C                                 | P36C | P35C | P34C | P33C | P32C | P31C | P30C |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0/1                                  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  |
|        |                |                       | 0: Input 1: Output                   |      |      |      |      |      |      |      |
| P3FC   | PORT3 function | 0BH<br>(Prohibit RMW) | P37F                                 | P36F | P35F | P34F | P33F | P32F | P31F | P30F |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0/1                                  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  |
|        |                |                       | 0: Port, 1: Address bus (A15 to A8)  |      |      |      |      |      |      |      |
| P4CR   | PORT4 control  | 0EH<br>(Prohibit RMW) | P47C                                 | P46C | P45C | P44C | P43C | P42C | P41C | P40C |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0/1                                  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  |
|        |                |                       | 0: Input 1: Output                   |      |      |      |      |      |      |      |
| P4FC   | PORT4 function | 0FH<br>(Prohibit RMW) | P47F                                 | P46F | P45F | P44F | P43F | P42F | P41F | P40F |
|        |                |                       | W                                    |      |      |      |      |      |      |      |
|        |                |                       | 0/1                                  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  | 0/1  |
|        |                |                       | 0: Port, 1: Address bus (A7 to A0)   |      |      |      |      |      |      |      |

## I/O port control (2/4)

| Symbol | Name             | Address               | 7  | 6   | 5   | 4  | 3  | 2  | 1  | 0  |
|--------|------------------|-----------------------|--|---|---|--|--|--|--|--|
| PZCR   | PORTZ control    | 7EH<br>(Prohibit RMW) |  |   |   |  | PZ3C                                     | PZ2C                                     |  |  |
|        |                  |                       |  |   |   |  | W  |  |  |  |
|        |                  |                       |  |   |   |  | 0  | 0  |  |  |
|        |                  |                       |  |   |   |  | 0: Input 1: Output                       |  |  |  |
| P5CR   | PORT5 control    | 10H<br>(Prohibit RMW) |  | P56C  |   |  |  |  |  |  |
|        |                  |                       |  | W   |   |  |  |  |  |  |
|        |                  |                       |  | 0   |   |  |  |  |  |  |
|        |                  |                       |  | 0: Input<br>1: Output                             |   |  |  |  |  |  |
| PZFC   | PORTZ function   | 7FH<br>(Prohibit RMW) |  |   |   |  | PZ3F                                     | PZ2F                                     | PZ1F                                     | PZ0F   |
|        |                  |                       |  |   |   |  | W  |  |  |  |
|        |                  |                       |  |   |   |  | 0  |  |  |  |
|        |                  |                       |  |   |   |  | 0: Port<br>1: R/W,<br>SRWE               | 0: Port<br>1: HWR                        | 0: Port<br>1: WR                         | 0: Port<br>1: RD   |
| P6FC   | PORT6 function   | 15H<br>(Prohibit RMW) | P67F                                     | P66F  | P65F                                      | P64F                                     | P63F                                     | P62F                                     | P61F                                     | P60F   |
|        |                  |                       | W  |   |   |  |  |  |  |  |
|        |                  |                       | 0  |   |   |  |  |  |  |  |
|        |                  |                       | 0: Port<br>1: $\overline{\text{SRUB}}$   | 0: Port<br>1: $\overline{\text{SRLB}}$            | 0: Port<br>1: EA25                        | 0: Port<br>1: EA24                       | 0: Port<br>1: $\overline{\text{CS3}}$    | 0: Port<br>1: $\overline{\text{CS2}}$    | 0: Port<br>1: $\overline{\text{CS1}}$    | 0: Port<br>1: $\overline{\text{CS0}}$                                |
| P6FC2  | PORT6 function 2 | 1BH<br>(Prohibit RMW) | P67F2                                    | P66F2   | P65F2                                     | P64F2                                    | —  | P62F2                                    | P61F2                                    | —  |
|        |                  |                       | W  |   |   |  |  |  |  |  |
|        |                  |                       | 0  |   |   |  |  |  |  |  |
|        |                  |                       | 0: <P67F><br>1: $\overline{\text{CS2E}}$ | 0: <P66F><br>1: $\overline{\text{CS2D}}$          | 0: <P65F><br>1: $\overline{\text{CS2C}}$  | 0: <P64F><br>1: $\overline{\text{CS2B}}$ | Always<br>fixed to<br>"0".               | 0: <P62F><br>1: $\overline{\text{CS2A}}$ | 0: <P61F><br>1: $\overline{\text{SDCS}}$ | Always<br>fixed to<br>"0".   |
| P7CR   | PORT7 control    | 16H<br>(Prohibit RMW) | P77C                                     | P76C  | P75C                                      | P74C                                     | P73C                                     | P72C                                     | P71C                                     | P70C   |
|        |                  |                       | W  |   |   |  |  |  |  |  |
|        |                  |                       | 0  |   |   |  |  |  |  |  |
|        |                  |                       | 0: Input                                 |   |   |  | 1: Output                                |  |  |  |
| P7FC   | PORT7 function   | 17H<br>(Prohibit RMW) | P77F                                     | P76F  | P75F                                      | P74F                                     | P73F                                     | P72F                                     | P71F                                     | P70F   |
|        |                  |                       | W  |   |   |  |  |  |  |  |
|        |                  |                       | 0  |   |   |  |  |  |  |  |
|        |                  |                       | 0: Port<br>1: VEECLK                     | MSK logic<br>select<br>0: CLK by 1<br>1: CLK by 0 | 0: Port                                   | 0: Port                                  | 0: Port                                  | 0: Port<br>1: SCL                        | 0: Port<br>1: SDA/SO                     | 0: Port<br>1: SCK  |
| P7FC2  | PORT7 function 2 | 1CH<br>(Prohibit RMW) | —  | —   | P75F2                                     | P74F2                                    | P73F2                                    | —  | P71F2                                    | P70F2  |
|        |                  |                       | W  |   |   |  |  |  |  |  |
|        |                  |                       | 0  |   |   |  |  |  |  |  |
|        |                  |                       | Always<br>fixed to<br>"0".               | Always<br>fixed to<br>"0".                        | 0: <P75F><br>1: $\overline{\text{CSEXA}}$ | 0: <P74F><br>1: $\overline{\text{CS2G}}$ | 0: <P73F><br>1: $\overline{\text{CS2F}}$ | Always<br>fixed to<br>"0".               | 0: <P71F><br>1: OPTTX0                   | SIO0/RXD0<br>PIN<br>SELECT<br>0: RXD0<br>(PC1)<br>1: OPTRX0<br>(P70) |

## I/O port control (3/4)

| Symbol | Name                   | Address                  | 7                                   | 6                              | 5                            | 4                  | 3                           | 2                            | 1                    | 0                           |
|--------|------------------------|--------------------------|-------------------------------------|--------------------------------|------------------------------|--------------------|-----------------------------|------------------------------|----------------------|-----------------------------|
| P7ODE  | PORT7<br>open<br>drain | 1FH<br>(Prohibit<br>RMW) | -                                   | -                              |                              |                    |                             | ODEP72                       | ODEP71               |                             |
|        |                        |                          | W                                   |                                |                              |                    |                             | W                            |                      |                             |
|        |                        |                          | 0                                   |                                |                              |                    |                             | 0                            | 0                    |                             |
|        |                        |                          | Always fixed to "0".                |                                |                              |                    |                             | 0: 3 states<br>1: Open drain |                      |                             |
| P9FC   | PORT9<br>function      | 1DH<br>(Prohibit<br>RMW) | P97F                                | P96F                           | P95F                         | P94F               | P93F                        | P92F                         | P91F                 | P90F                        |
|        |                        |                          | W                                   |                                |                              |                    |                             |                              |                      |                             |
|        |                        |                          | 0                                   |                                |                              |                    |                             |                              |                      |                             |
|        |                        |                          | 0: Key-in disable 1:Key-in enable   |                                |                              |                    |                             |                              |                      |                             |
| PAFC   | PORTA<br>function      | 21H<br>(Prohibit<br>RMW) | PA7F                                | PA6F                           | PA5F                         | PA4F               | PA3F                        | PA2F                         | PA1F                 | PA0F                        |
|        |                        |                          | W                                   |                                |                              |                    |                             |                              |                      |                             |
|        |                        |                          | 0                                   |                                |                              |                    |                             |                              |                      |                             |
|        |                        |                          | 0: CMOS output 1: Open-drain output |                                |                              |                    |                             |                              |                      |                             |
| PBCR   | PORTB<br>control       | 24H<br>(Prohibit<br>RMW) |                                     | PB6C                           | PB5C                         | PB4C               | PB3C                        |                              | PB1C                 | PB0C                        |
|        |                        |                          |                                     | W                              |                              |                    |                             |                              | W                    |                             |
|        |                        |                          |                                     | 0                              |                              |                    |                             |                              | 0                    |                             |
|        |                        |                          |                                     | 0: Input 1: Output             |                              |                    |                             |                              | 0: Input             | 1: Output                   |
| PBFC   | PORTB<br>function      | 25H<br>(Prohibit<br>RMW) |                                     | PB6F                           | PB5F                         | PB4F               | PB3F                        |                              | PB1F                 | PB0F                        |
|        |                        |                          |                                     | W                              |                              |                    |                             |                              | W                    |                             |
|        |                        |                          |                                     | 0                              |                              |                    |                             |                              | 0                    |                             |
|        |                        |                          |                                     | 0: Port<br>1: INT3,<br>TB0OUT0 | 0: Port<br>1: INT2<br>TA3OUT | 0: Port<br>1: INT1 | 0: Port<br>1: INT0          |                              | 0: Port<br>1: TA1OUT | 0: Port<br>1: TXD2          |
| PBODE  | PORTB<br>open<br>drain | 2BH<br>(Prohibit<br>RMW) |                                     |                                |                              |                    |                             |                              |                      | ODEPB0                      |
|        |                        |                          |                                     |                                |                              |                    |                             |                              |                      | W                           |
|        |                        |                          |                                     |                                |                              |                    |                             |                              |                      | 0                           |
|        |                        |                          |                                     |                                |                              |                    |                             |                              |                      | 0: CMOS<br>1: Open<br>drain |
| PCCR   | PORTC<br>control       | 26H<br>(Prohibit<br>RMW) |                                     |                                | PC5C                         | PC4C               | PC3C                        | PC2C                         | PC1C                 | PC0C                        |
|        |                        |                          |                                     |                                | W                            |                    |                             |                              |                      |                             |
|        |                        |                          |                                     |                                | 0                            |                    |                             |                              |                      |                             |
|        |                        |                          |                                     |                                | 0: Input 1: Output           |                    |                             |                              |                      |                             |
| PCFC   | PORTC<br>function      | 27H<br>(Prohibit<br>RMW) |                                     |                                | PC5F                         |                    | PC3F                        | PC2F                         |                      | PC0F                        |
|        |                        |                          |                                     |                                | W                            |                    | W                           |                              |                      | W                           |
|        |                        |                          |                                     |                                | 0                            |                    | 0                           |                              |                      | 0                           |
|        |                        |                          |                                     |                                | 0: Port<br>1: SCLK1          |                    | 0: Port<br>1: TXD1          | 0: Port<br>1: SCLK0          |                      | 0: Port<br>1: TXD0          |
| PCODE  | PORTC<br>open<br>drain | 28H<br>(Prohibit<br>RMW) |                                     |                                |                              |                    | ODEPC3                      |                              |                      | ODEPC0                      |
|        |                        |                          |                                     |                                |                              |                    | W                           |                              |                      | W                           |
|        |                        |                          |                                     |                                |                              |                    | 0                           |                              |                      | 0                           |
|        |                        |                          |                                     |                                |                              |                    | 0: CMOS<br>1: Open<br>drain |                              |                      | 0: CMOS<br>1: Open<br>drain |

## I/O port control (4/4)

| Symbol | Name              | Address                  | 7                                    | 6   | 5                   | 4                    | 3                    | 2                                      | 1                                       | 0                                       |
|--------|-------------------|--------------------------|--------------------------------------|---|---------------------|----------------------|----------------------|--|---|---|
| PDFC   | PORTD<br>function | 2AH<br>(Prohibit<br>RMW) | PD7F                                 | PD6F  |                     | PD4F                 | PD3F                 | PD2F                                   | PD1F                                    | PD0F                                    |
|        |                   |                          | W                                    |   |                     | W                    |                      |  |   |   |
|        |                   |                          | 0                                    |   |                     | 0                    |                      |  |   |   |
|        |                   |                          | 0: Port<br>1:MLDALM                  | 0: Port<br>1: $\overline{\text{ALARM}}$<br>MLDALM |                     | 0: Port<br>1: DOFFB  | 0: Port<br>1: DLEBCD | 0: Port<br>1:D3BFR                     | 0: Port<br>1: D2BLP                     | 0: Port<br>1: D1BSCP                    |
| PECR   | PORTE<br>control  | 2DH<br>(Prohibit<br>RMW) | PE7C                                 | PE6C  | PE5C                | PE4C                 | PE3C                 | PE2C                                   | PE1C                                    | PE0C                                    |
|        |                   |                          | W                                    |   |                     |                      |                      |  |   |   |
|        |                   |                          | 0                                    |   |                     |                      |                      |  |   |   |
|        |                   |                          | 0: Input                             |   |                     |                      | 1: Output            |  |   |   |
| PEFC   | PORTE<br>function | 2EH<br>(Prohibit<br>RMW) | PE7F                                 | PE6F  | PE5F                | PE4F                 | PE3F                 | PE2F                                   | PE1F                                    | PE0F                                    |
|        |                   |                          | W                                    |   |                     |                      |                      |  |   |   |
|        |                   |                          | 0                                    |   |                     |                      |                      |  |   |   |
|        |                   |                          | 0: Port 1: LD7 to LD0 for LCD driver |   |                     |                      |                      |  |   |   |
| PFFC   | PORTF<br>function | 32H<br>(Prohibit<br>RMW) | –                                    | PF6F  | PF5F                | PF4F                 | PF3F                 | PF2F                                   | PF1F                                    | PF0F                                    |
|        |                   |                          | W                                    |   |                     |                      |                      |  |   |   |
|        |                   |                          | 0                                    | 1   | 0                   |                      |                      |  |   |   |
|        |                   |                          | Always<br>fixed to “0”.              | 0: Port<br>1: SDCLK                               | 0: Port<br>1: SDCKE | 0: Port<br>1: SDUDQM | 0: Port<br>1: SDLDQM | 0: Port<br>1: $\overline{\text{SDWE}}$ | 0: Port<br>1: $\overline{\text{SDCAS}}$ | 0: Port<br>1: $\overline{\text{SDRAS}}$ |

## ( 3 ) Interrupt control ( 1 / 3 )

| Symbol         | Name                                  | Address | 7             | 6               | 5      | 4      | 3             | 2               | 1      | 0      |
|----------------|---------------------------------------|---------|---------------|-----------------|--------|--------|---------------|-----------------|--------|--------|
| INTE<br>0AD    | Interrupt<br>enable<br>0 and AD       | 90H     | INTAD         |                 |        |        | INT0          |                 |        |        |
|                |                                       |         | IADC          | IADM2           | IADM1  | IADM0  | I0C           | I0M2            | I0M1   | I0M0   |
|                |                                       |         | R             | R/W             |        |        | R             | R/W             |        |        |
|                |                                       |         | 0             | 0               | 0      | 0      | 0             | 0               | 0      | 0      |
|                |                                       |         | 1: INTAD      | Interrupt level |        |        | 1: INT0       | Interrupt level |        |        |
| INTE12         | Interrupt<br>enable<br>2/1            | 91H     | INT2          |                 |        |        | INT1          |                 |        |        |
|                |                                       |         | I2C           | I2M2            | I2M1   | I2M0   | I1C           | I1M2            | I1M1   | I1M0   |
|                |                                       |         | R             | R/W             |        |        | R             | R/W             |        |        |
|                |                                       |         | 0             | 0               | 0      | 0      | 0             | 0               | 0      | 0      |
|                |                                       |         | 1: INT2       | Interrupt level |        |        | 1: INT1       | Interrupt level |        |        |
| INTE3<br>ALM4  | Interrupt<br>enable<br>3 and<br>ALM4  | 92H     | INTALM4       |                 |        |        | INT3          |                 |        |        |
|                |                                       |         | IA4C          | IA4M2           | IA4M1  | IA4M0  | I3C           | I3M2            | I3M1   | I3M0   |
|                |                                       |         | R             | R/W             |        |        | R             | R/W             |        |        |
|                |                                       |         | 0             | 0               | 0      | 0      | 0             | 0               | 0      | 0      |
|                |                                       |         | 1:INTALM4     | Interrupt level |        |        | 1: INT3       | Interrupt level |        |        |
| INTE<br>ALM01  | Interrupt<br>enable<br>ALM0/1         | 93H     | INTALM1       |                 |        |        | INTALM0       |                 |        |        |
|                |                                       |         | IA1C          | IA1M2           | IA1M1  | IA1M0  | IA0C          | IA0M2           | IA0M1  | IA0M0  |
|                |                                       |         | R             | R/W             |        |        | R             | R/W             |        |        |
|                |                                       |         | 0             | 0               | 0      | 0      | 0             | 0               | 0      | 0      |
|                |                                       |         | 1:INTALM1     | Interrupt level |        |        | 1:INTALM0     | Interrupt level |        |        |
| INTE<br>ALM23  | Interrupt<br>enable<br>ALM2/3         | 94H     | INTALM3       |                 |        |        | INTALM2       |                 |        |        |
|                |                                       |         | IA3C          | IA3M2           | IA3M1  | IA3M0  | IA2C          | IA2M2           | IA2M1  | IA2M0  |
|                |                                       |         | R             | R/W             |        |        | R             | R/W             |        |        |
|                |                                       |         | 0             | 0               | 0      | 0      | 0             | 0               | 0      | 0      |
|                |                                       |         | 1:INTALM3     | Interrupt level |        |        | 1:INTALM2     | Interrupt level |        |        |
| INTE<br>TA01   | Interrupt<br>enable<br>timer A<br>1/0 | 95H     | INTTA1(TMRA1) |                 |        |        | INTTA0(TMRA0) |                 |        |        |
|                |                                       |         | ITA1C         | ITA1M2          | ITA1M1 | ITA1M0 | ITA0C         | ITA0M2          | ITA0M1 | ITA0M0 |
|                |                                       |         | R             | R/W             |        |        | R             | R/W             |        |        |
|                |                                       |         | 0             | 0               | 0      | 0      | 0             | 0               | 0      | 0      |
|                |                                       |         | 1: INTTA1     | Interrupt level |        |        | 1: INTTA0     | Interrupt level |        |        |
| INTE<br>TA23   | Interrupt<br>enable<br>timer A<br>3/2 | 96H     | INTTA3(TMRA5) |                 |        |        | INTTA2(TMRA4) |                 |        |        |
|                |                                       |         | ITA3C         | ITA3M2          | ITA3M1 | ITA3M0 | ITA2C         | ITA2M2          | ITA2M1 | ITA2M0 |
|                |                                       |         | R             | R/W             |        |        | R             | R/W             |        |        |
|                |                                       |         | 0             | 0               | 0      | 0      | 0             | 0               | 0      | 0      |
|                |                                       |         | 1: INTTA3     | Interrupt level |        |        | 1: INTTA2     | Interrupt level |        |        |
| INTE<br>RTCKEY | Interrupt<br>enable<br>RTC and<br>KEY | 97H     | INTKEY        |                 |        |        | INTRTC        |                 |        |        |
|                |                                       |         | IKC           | IKM2            | IKM1   | IKM0   | IRC           | IRM2            | IRM1   | IRM0   |
|                |                                       |         | R             | R/W             |        |        | R             | R/W             |        |        |
|                |                                       |         | 0             | 0               | 0      | 0      | 0             | 0               | 0      | 0      |
|                |                                       |         | 1: INTKEY     | Interrupt level |        |        | 1: INTRTC     | Interrupt level |        |        |

## Interrupt control ( 2 / 3 )

| Symbol    | Name                      | Address | 7          | 6               | 5       | 4       | 3          | 2               | 1       | 0       |
|-----------|---------------------------|---------|------------|-----------------|---------|---------|------------|-----------------|---------|---------|
| INTES0    | Interrupt enable serial 0 | 98H     | INTTX0     |                 |         |         | INTRX0     |                 |         |         |
|           |                           |         | ITX0C      | ITX0M2          | ITX0M1  | ITX0M0  | IRX0C      | IRX0M2          | IRX0M1  | IRX0M0  |
|           |                           |         | R          | R/W             |         |         | R          | R/W             |         |         |
|           |                           |         | 0          | 0               | 0       | 0       | 0          | 0               | 0       | 0       |
| INTES1    | Interrupt enable serial 1 | 99H     | INTTX1     |                 |         |         | INTRX1     |                 |         |         |
|           |                           |         | ITX1C      | ITX1M2          | ITX1M1  | ITX1M0  | IRX1C      | IRX1M2          | IRX1M1  | IRX1M0  |
|           |                           |         | R          | R/W             |         |         | R          | R/W             |         |         |
|           |                           |         | 0          | 0               | 0       | 0       | 0          | 0               | 0       | 0       |
| INTES2LCD | Interrupt enable SBI/LCD  | 9AH     | INTLCD     |                 |         |         | INTSBI     |                 |         |         |
|           |                           |         | ILCD2C     | ILCDM2          | ILCDM1  | ILCDM0  | ISBIC      | ISBIM2          | ISBIM1  | ISBIM0  |
|           |                           |         | R          | R/W             |         |         | R          | R/W             |         |         |
|           |                           |         | 0          | 0               | 0       | 0       | 0          | 0               | 0       | 0       |
| INTETC01  | Interrupt enable TC0/1    | 9BH     | INTTC1     |                 |         |         | INTTC0     |                 |         |         |
|           |                           |         | ITC1C      | ITC1M2          | ITC1M1  | ITC1M0  | ITC0C      | ITC0M2          | ITC0M1  | ITC0M0  |
|           |                           |         | R          | R/W             |         |         | R          | R/W             |         |         |
|           |                           |         | 0          | 0               | 0       | 0       | 0          | 0               | 0       | 0       |
| INTETC23  | Interrupt enable TC2/3    | 9CH     | INTTC3     |                 |         |         | INTTC2     |                 |         |         |
|           |                           |         | ITC3C      | ITC3M2          | ITC3M1  | ITC3M0  | ITC2C      | ITC2M2          | ITC2M1  | ITC2M0  |
|           |                           |         | R          | R/W             |         |         | R          | R/W             |         |         |
|           |                           |         | 0          | 0               | 0       | 0       | 0          | 0               | 0       | 0       |
| INTEP01   | Interrupt enable PC0/1    | 9DH     | INTP1      |                 |         |         | INTP0      |                 |         |         |
|           |                           |         | IP1C       | IP1M2           | IP1M1   | IP1M0   | IP0C       | IP0M2           | IP0M1   | IP0M0   |
|           |                           |         | R          | R/W             |         |         | R          | R/W             |         |         |
|           |                           |         | 0          | 0               | 0       | 0       | 0          | 0               | 0       | 0       |
| INTES3    | Interrupt enable serial 3 | A0H     | INTTX2     |                 |         |         | INTRX2     |                 |         |         |
|           |                           |         | ITX2C      | ITX2M2          | ITX2M1  | ITX2M0  | IRX2C      | IRX2M2          | IRX2M1  | IRX2M0  |
|           |                           |         | R          | R/W             |         |         | R          | R/W             |         |         |
|           |                           |         | 0          | 0               | 0       | 0       | 0          | 0               | 0       | 0       |
| INTETB0   | Interrupt enable TMRB0    | A1H     | INTTB01    |                 |         |         | INTTB00    |                 |         |         |
|           |                           |         | ITB01C     | ITB01M2         | ITB01M1 | ITB01M0 | ITB00C     | ITB00M2         | ITB00M1 | ITB00M0 |
|           |                           |         | R          | R/W             |         |         | R          | R/W             |         |         |
|           |                           |         | 0          | 0               | 0       | 0       | 0          | 0               | 0       | 0       |
|           |                           |         | 1: INTTB01 | Interrupt level |         |         | 1: INTTB00 | Interrupt level |         |         |



## Interrupt control (3/3)

| Symbol | Name                          | Address               | 7                 | 6                 | 5  | 4                                    | 3                                    | 2                                    | 1                           | 0                                    |
|--------|-------------------------------|-----------------------|-------------------|-------------------|--|--------------------------------------|--------------------------------------|--------------------------------------|-----------------------------|--------------------------------------|
| DMA0V  | DMA 0 request vector          | 80H                   |                   |                   | DMA0V5   | DMA0V4                               | DMA0V3                               | DMA0V2                               | DMA0V1                      | DMA0V0                               |
|        |                               |                       |                   |                   | R/W  |                                      |                                      |                                      |                             |                                      |
|        |                               |                       |                   |                   | 0  | 0                                    | 0                                    | 0                                    | 0                           | 0                                    |
|        |                               |                       |                   |                   | DMA0 start vector  |                                      |                                      |                                      |                             |                                      |
| DMA1V  | DMA 1 request vector          | 81H                   |                   |                   | DMA1V5   | DMA1V4                               | DMA1V3                               | DMA1V2                               | DMA1V1                      | DMA1V0                               |
|        |                               |                       |                   |                   | R/W  |                                      |                                      |                                      |                             |                                      |
|        |                               |                       |                   |                   | 0  | 0                                    | 0                                    | 0                                    | 0                           | 0                                    |
|        |                               |                       |                   |                   | DMA1 start vector  |                                      |                                      |                                      |                             |                                      |
| DMA2V  | DMA 2 request vector          | 82H                   |                   |                   | DMA2V5   | DMA2V4                               | DMA2V3                               | DMA2V2                               | DMA2V1                      | DMA2V0                               |
|        |                               |                       |                   |                   | R/W  |                                      |                                      |                                      |                             |                                      |
|        |                               |                       |                   |                   | 0  | 0                                    | 0                                    | 0                                    | 0                           | 0                                    |
|        |                               |                       |                   |                   | DMA2 start vector  |                                      |                                      |                                      |                             |                                      |
| DMA3V  | DMA 3 request vector          | 83H                   |                   |                   | DMA3V5   | DMA3V4                               | DMA3V3                               | DMA3V2                               | DMA3V1                      | DMA3V0                               |
|        |                               |                       |                   |                   | R/W  |                                      |                                      |                                      |                             |                                      |
|        |                               |                       |                   |                   | 0  | 0                                    | 0                                    | 0                                    | 0                           | 0                                    |
|        |                               |                       |                   |                   | DMA3 start vector  |                                      |                                      |                                      |                             |                                      |
| INTCLR | Interrupt clear control       | 88H<br>(Prohibit RMW) |                   |                   | CLRV5  | CLRV4                                | CLRV3                                | CLRV2                                | CLRV1                       | CLRV0                                |
|        |                               |                       |                   |                   | W  |                                      |                                      |                                      |                             |                                      |
|        |                               |                       |                   |                   | 0  | 0                                    | 0                                    | 0                                    | 0                           | 0                                    |
|        |                               |                       |                   |                   | Clears interrupt request flag by writing to DMA start vector |                                      |                                      |                                      |                             |                                      |
| DMAR   | DMA software request register | 89H                   |                   |                   |  |                                      | DMAR3                                | DMAR2                                | DMAR1                       | DMAR0                                |
|        |                               |                       |                   |                   |  |                                      | R/W                                  | R/W                                  | R/W                         | R/W                                  |
|        |                               |                       |                   |                   |  |                                      | 0                                    | 0                                    | 0                           | 0                                    |
|        |                               |                       |                   |                   |  |                                      | 1: DMA request in software           |                                      |                             |                                      |
| DMAB   | DMA burst request register    | 8AH                   |                   |                   |  |                                      | DMAB3                                | DMAB2                                | DMAB1                       | DMAB0                                |
|        |                               |                       |                   |                   |  |                                      | R/W                                  | R/W                                  | R/W                         | R/W                                  |
|        |                               |                       |                   |                   |  |                                      | 0                                    | 0                                    | 0                           | 0                                    |
|        |                               |                       |                   |                   |  |                                      | 1: DMA request on burst mode         |                                      |                             |                                      |
| IIMC   | Interrupt input mode control  | 8CH<br>(Prohibit RMW) | –                 | –                 | I3EDGE   | I2EDGE                               | I1EDGE                               | I0EDGE                               | I0LE                        | NMIREE                               |
|        |                               |                       | W                 | W                 | W  | W                                    | W                                    | W                                    | W                           | W                                    |
|        |                               |                       | 0                 | 0                 | 0  | 0                                    | 0                                    | 0                                    | 0                           | 0                                    |
|        |                               |                       | Always write "0". | Always write "0". | INT3 edge<br>0: Rising<br>1: Falling                         | INT2 edge<br>0: Rising<br>1: Falling | INT1 edge<br>0: Rising<br>1: Falling | INT0 edge<br>0: Rising<br>1: Falling | INT0<br>0: Edge<br>1: Level | 1: Operation even on NMI rising edge |

## ( 4 ) Chip select / wait control ( 1 / 2 )

| Symbol | Name                                       | Address                  | 7   | 6                                 | 5  | 4     | 3  | 2   | 1   | 0     |
|--------|--|--------------------------|---|-----------------------------------|--|-------|--|---|---|-------|
| B0CS   | Block 0<br>CS/WAIT<br>control<br>register  | C0H<br>(Prohibit<br>RMW) | B0E   |                                   | B0OM1  | B0OM0 | B0BUS  | B0W2  | B0W1  | B0W0  |
|        |  |                          | W   |                                   | W  | W     | W  | W   | W   | W     |
|        |  |                          | 0   |                                   | 0  | 0     | 0  | 0   | 0   | 0     |
|        |  |                          | 0: Disable<br>1: Enable                       |                                   | 00: ROM/SRAM<br>01: }<br>10: } Reserved<br>11: } |       | Data bus<br>width<br>0: 16 bits<br>1: 8 bits | 000: 2 waits<br>001: 1 wait<br>010: (1 + N) waits<br>011: 0 waits | 00: Reserved<br>101: 3 waits<br>110: 4 waits<br>111: 8 waits  |       |
| B1CS   | Block 1<br>CS/WAIT<br>control<br>register  | C1H<br>(Prohibit<br>RMW) | B1E   |                                   | B1OM1  | B1OM0 | B1BUS  | B1W2  | B1W1  | B1W0  |
|        |  |                          | W   |                                   | W  | W     | W  | W   | W   | W     |
|        |  |                          | 0   |                                   | 0  | 0     | 0  | 0   | 0   | 0     |
|        |  |                          | 0: Disable<br>1: Enable                       |                                   | 00: ROM/SRAM<br>01: }<br>10: } Reserved<br>11: } |       | Data bus<br>width<br>0: 16 bits<br>1: 8 bits | 000: 2 waits<br>001: 1 wait<br>010: (1 + N) waits<br>011: 0 waits | 100: Reserved<br>101: 3 waits<br>110: 4 waits<br>111: 8 waits |       |
| B2CS   | Block 2<br>CS/WAIT<br>control<br>register  | C2H<br>(Prohibit<br>RMW) | B2E   | B2M                               | B2OM1  | B2OM0 | B2BUS  | B2W2  | B2W1  | B2W0  |
|        |  |                          | W   | W                                 | W  | W     | W  | W   | W   | W     |
|        |  |                          | 1   | 0                                 | 0  | 0     | 0  | 0   | 0   | 0     |
|        |  |                          | 0: Disable<br>1: Enable                       | 0: 16 M<br>Area<br>1: Area<br>set | 00: ROM/SRAM<br>01: }<br>10: } Reserved<br>11: } |       | Data bus<br>width<br>0: 16 bits<br>1: 8 bits | 000: 2 waits<br>001: 1 wait<br>010: (1 + N) waits<br>011: 0 waits | 100: Reserved<br>101: 3 waits<br>110: 4 waits<br>111: 8 waits |       |
| B3CS   | Block 3<br>CS/WAIT<br>control<br>register  | C3H<br>(Prohibit<br>RMW) | B3E   |                                   | B3OM1  | B3OM0 | B3BUS  | B3W2  | B3W1  | B3W0  |
|        |  |                          | W   |                                   | W  | W     | W  | W   | W   | W     |
|        |  |                          | 0   |                                   | 0  | 0     | 0  | 0   | 0   | 0     |
|        |  |                          | 0: Disable<br>1: Enable                       |                                   | 00: ROM/SRAM<br>01: }<br>10: } Reserved<br>11: } |       | Data bus<br>width<br>0: 16 bits<br>1: 8 bits | 000: 2 waits<br>001: 1 wait<br>010: (1 + N) waits<br>011: 0 waits | 100: Reserved<br>101: 3 waits<br>110: 4 waits<br>111: 8 waits |       |
| BEXCS  | External<br>CS/WAIT<br>control<br>register | C7H<br>(Prohibit<br>RMW) |   |                                   |  |       | BEXBUS                                       | BEXW2   | BEXW1   | BEXW0 |
|        |  |                          |   |                                   |  |       | W  | W   | W   | W     |
|        |  |                          |   |                                   |  |       | 0  | 0   | 0   | 0     |
|        |  |                          |   |                                   |  |       | Data bus<br>width<br>0: 16 bits<br>1: 8 bits | 000: 2 waits<br>001: 1 wait<br>010: (1 + N) waits<br>011: 0 waits | 100: Reserved<br>101: 3 waits<br>110: 4 waits<br>111: 8 waits |       |
| MSAR0  | Memory<br>start<br>address<br>register 0   | C8H                      | S23   | S22                               | S21  | S20   | S19  | S18   | S17   | S16   |
|        |  |                          | R/W   |                                   |  |       |  |   |   |       |
|        |  |                          | 1   | 1                                 | 1  | 1     | 1  | 1   | 1   | 1     |
|        |  |                          | Start address A23 to A16                      |                                   |  |       |  |   |   |       |
| MAMR0  | Memory<br>address<br>mask<br>register 0    | C9H                      | V20   | V19                               | V18  | V17   | V16  | V15   | V14 to V9   | V8    |
|        |  |                          | R/W   |                                   |  |       |  |   |   |       |
|        |  |                          | 1   | 1                                 | 1  | 1     | 1  | 1   | 1   | 1     |
|        |  |                          | CS0 area size 0: Enable to address comparison |                                   |  |       |  |   |   |       |
| MSAR1  | Memory<br>start<br>address<br>register 1   | CAH                      | S23   | S22                               | S21  | S20   | S19  | S18   | S17   | S16   |
|        |  |                          | R/W   |                                   |  |       |  |   |   |       |
|        |  |                          | 1   | 1                                 | 1  | 1     | 1  | 1   | 1   | 1     |
|        |  |                          | Start address A23 to A16                      |                                   |  |       |  |   |   |       |
| MAMR1  | Memory<br>address<br>mask<br>register 1    | CBH                      | V21   | V20                               | V19  | V18   | V17  | V16   | V15 to V9   | V8    |
|        |  |                          | R/W   |                                   |  |       |  |   |   |       |
|        |  |                          | 1   | 1                                 | 1  | 1     | 1  | 1   | 1   |       |
|        |  |                          | CS1 area size 0: Enable to address comparison |                                   |  |       |  |   |   |       |

## Chip select/wait control (2/2)

| Symbol | Name                            | Address | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|--------|---------------------------------|---------|---|-----|-----|-----|-----|-----|-----|-----|
| MSAR2  | Memory start address register 2 | CCH     | S23   | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|        |                                 |         | R/W   |     |     |     |     |     |     |     |
|        |                                 |         | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
|        |                                 |         | Start address A23 to A16                      |     |     |     |     |     |     |     |
| MAMR2  | Memory address mask register 2  | CDH     | V22   | V21 | V20 | V19 | V18 | V17 | V16 | V15 |
|        |                                 |         | R/W   |     |     |     |     |     |     |     |
|        |                                 |         | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
|        |                                 |         | CS2 area size 0: Enable to address comparison |     |     |     |     |     |     |     |
| MSAR3  | Memory start address register 3 | CEH     | S23   | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|        |                                 |         | R/W   |     |     |     |     |     |     |     |
|        |                                 |         | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
|        |                                 |         | Start address A23 to A16                      |     |     |     |     |     |     |     |
| MAMR3  | Memory address mask register 3  | CFH     | V22   | V21 | V20 | V19 | V18 | V17 | V16 | V15 |
|        |                                 |         | R/W   |     |     |     |     |     |     |     |
|        |                                 |         | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
|        |                                 |         | CS3 area size 0: Enable to address comparison |     |     |     |     |     |     |     |

## ( 5 ) Clock gear ( 1 / 2 )

| Symbol | Name                            | Address | 7  | 6   | 5  | 4  | 3   | 2   | 1  | 0                                   |
|--------|---------------------------------|---------|--|---|--|--|---|---|--|-------------------------------------|
| SYSCR0 | System clock control register 0 | E0H     | XEN  | XTEN  | RXEN   | RXTEN  | RSYSCK  | WUEF  | PRCK1  | PRCK0                               |
|        |                                 |         | R/W  |   |  |  |   |   |  |                                     |
|        |                                 |         | 1  | 1   | 1  | 0  | 0   | 0   | 0  | 0                                   |
|        |                                 |         | High-frequency oscillator (fc)<br>0: Stopped<br>1: Oscillation | Low-frequency oscillator (fs)<br>0: Stopped<br>1: Oscillation | High-frequency oscillator (fc) after release of STOP mode<br>0: Stopped<br>1: Oscillation                        | Low-frequency oscillator (fs) after release of STOP mode<br>0: Stopped<br>1: Oscillation | Select clock after release of STOP mode<br>0: fc<br>1: fs         | Warm-up timer<br>0 write: Don't care<br>1 write: Start timer<br>0 read: End warm up<br>1 read: Not end warm up  | Select prescaler clock<br>00: f <sub>PH</sub><br>01: Reserved<br>10: fc/16<br>11: Reserved |                                     |
| SYSCR1 | System clock control register 1 | E1H     |  |   |  |  | SYSCK   | GEAR2   | GEAR1  | GEAR0                               |
|        |                                 |         |  |   |  |  | R/W   |   |  |                                     |
|        |                                 |         |  |   |  |  | 0   | 1   | 0  | 0                                   |
|        |                                 |         |  |   |  |  | System clock selection<br>0: fc<br>1: fs                          | High-frequency gear value selection (fc)<br>000: fc<br>001: fc/2<br>010: fc/4<br>011: fc/8<br>100: fc/16<br>101: (Reserved)<br>110: (Reserved)<br>111: (Reserved) |  |                                     |
| SYSCR2 | System clock control register 2 | E2H     | PSENV  |   | WUPTM1   | WUPTM0   | HALTM1  | HALTM0  | SELD <sub>DRV</sub>  | DRVE                                |
|        |                                 |         | R/W  |   | R/W  |  |   |   |  |                                     |
|        |                                 |         | 0  |   | 1  | 0  | 1   | 1   | 0  | 0                                   |
|        |                                 |         | 1: Disable<br>0: Power save mode enable                        |   | Warm-up time<br>00: Reserved<br>01: 2 <sup>8</sup> input frequency<br>10: 2 <sup>14</sup><br>11: 2 <sup>16</sup> |  | 00: Reserved<br>01: STOP mode<br>10: IDLE1 mode<br>11: IDLE2 mode |   | <Drive> mode select<br>1: STOP<br>0: IDLE  | 1: Drive the pin in STOP/IDLE1 mode |

## Clock gear ( 2 / 2 )

| Symbol | Name                   | Address | 7   | 6  | 5   | 4  | 3          | 2  | 1  | 0  |
|--------|------------------------|---------|---|--|---|--|------------|--|--|--|
| EMCCR0 | EMC control register 0 | E3H     | PROTECT   | TA3LCE   | AHOLD   | TA3MLE   | –          | EXTIN  | DRVOSCH  | DRVOSCL  |
|        |                        |         | R   | R/W  | R/W   | R/W  | R/W        | R/W  | R/W  | R/W  |
|        |                        |         | 0   | 0  | 0   | 0  | 0          | 0  | 1  | 1  |
|        |                        |         | Protection flag<br>0: OFF<br>1: ON  | LCDC Source clock<br>0: 32 kHz<br>1: TA3OUT        | Address hold<br>0: Disable<br>1: Enable               | Melody/ alarm source clock<br>0: 32 kHz<br>1: TA3OUT | Write "0". | 1: fc is external clock  | fc oscillator driver ability<br>1: Normal<br>0: Weak | fs oscillator driver ability<br>1: Normal<br>0: Weak |
| EMCCR1 | EMC control register 1 | E4H     | Switching the protect ON/OFF by writing following 1ST-KEY, 2ND-KEY.<br>Continuation writes in 1ST-KEY: EMCCR1 = 5AH, EMCCR2 = A5H.<br>Continuation writes in 2ND-KEY: EMCCR1 = A5H, EMCCR2 = 5AH. |  |   |  |            |  |  |  |
| EMCCR2 | EMC control register 2 | E5H     |   |  |   |  |            |  |  |  |
| EMCCR3 | EMC control register 3 | E6H     |   | ENFROM   | ENDROM  | ENPROM   |            | FFLAG  | DFLAG  | PFLAG  |
|        |                        |         |   | R/W  | R/W   | R/W  |            | R/W  | R/W  | R/W  |
|        |                        |         |   | 0  | 0   | 0  |            | 0  | 0  | 0  |
|        |                        |         |   | CS1A area detect enable<br>0: Disable<br>1: Enable | CS2B-2G area detect Enable<br>0: Disable<br>1: Enable | CS2A area detect enable<br>0: Disable<br>1: Enable   |            | CS1A write operation flag<br>When reading 0: Not written<br>1: Written<br>When writing 0: Clear flag | CS2B-2G write operation flag                         | CS2A write operation flag                            |

## ( 6 ) DFM ( Clock doubler )

| Symbol                                      | Name                   | Address | 7       | 6    | 5                 | 4                 | 3   | 2   | 1   | 0   |
|---|------------------------|---------|---------|------|-------------------|-------------------|-----|-----|-----|-----|
| DFMCR0                                      | DFM control register 0 | E8H     | ACT1    | ACT0 | DLUPFG            | DLUPTM            |     |     |     |     |
|   |                        |         | R/W     | R/W  | R                 | R/W               |     |     |     |     |
|   |                        |         | 0       | 0    | 0                 | 0                 |     |     |     |     |
|   |                        |         | DFM     | LUP  | f <sub>FPH</sub>  | Lock-up flag      |     |     |     |     |
|   |                        |         | 00 STOP | STOP | f <sub>OSCH</sub> | 0: End LUP        |     |     |     |     |
| DFMCR1                                      | DFM control register 1 | E9H     | 01 RUN  | RUN  | f <sub>OSCH</sub> | 1: Do not end LUP |     |     |     |     |
|   |                        |         | 10 RUN  | STOP | f <sub>DFM</sub>  |                   |     |     |     |     |
|   |                        |         | 11 RUN  | STOP | f <sub>OSCH</sub> |                   |     |     |     |     |
|   |                        |         | D7      | D6   | D5                | D4                | D3  | D2  | D1  | D0  |
|   |                        |         | R/W     | R/W  | R/W               | R/W               | R/W | R/W | R/W | R/W |
|   |                        |         | 0       | 0    | 0                 | 1                 | 0   | 0   | 1   | 1   |
| Write 0BH before starting lockup operation. |                        |         |         |      |                   |                   |     |     |     |     |

## ( 7 ) 8 - b i t t i m e r

## ( 7 - 1 ) T M R A O 1

| Symbol      | Name  | Address                   | 7   | 6      | 5  | 4     | 3  | 2  | 1   | 0       |
|-------------|---|---------------------------|---|--------|--|-------|--|--|---|---------|
| TA01<br>RUN | Timer<br>RUN                                | 100H                      | TA0RDE  |        |  |       | I2TA01   | TA01PRUN   | TA1RUN  | TA0RUN  |
|             |   |                           | R/W   |        |  |       | R/W  | R/W  | R/W   | R/W     |
|             |   |                           | 0   |        |  |       | 0  | 0  | 0   | 0       |
|             |   |                           | Double<br>buffer<br>0: Disable<br>1: Enable                           |        |  |       | IDLE2<br>0: Stop<br>1: Operate                                   | 8-bit timer run/stop control<br>0: Stop and clear<br>1: Run (Count up) |   |         |
| TA0REG      | 8-bit<br>timer<br>register 0                | 102H<br>(Prohibit<br>RMW) | -   |        |  |       |  |  |   |         |
|             |   |                           | W   |        |  |       |  |  |   |         |
|             |   |                           | Undefined   |        |  |       |  |  |   |         |
| TA1REG      | 8-bit<br>timer<br>register 1                | 103H<br>(Prohibit<br>RMW) | -   |        |  |       |  |  |   |         |
|             |   |                           | W   |        |  |       |  |  |   |         |
|             |   |                           | Undefined   |        |  |       |  |  |   |         |
| TA01<br>MOD | 8-bit<br>timer<br>source<br>CLK and<br>mode | 104H                      | TA01M1  | TA01M0 | PWM01  | PWM00 | TA1CLK1  | TA1CLK0  | TA0CLK1   | TA0CLK0 |
|             |   |                           | R/W   |        |  |       |  |  |   |         |
|             |   |                           | 0   | 0      | 0  | 0     | 0  | 0  | 0   | 0       |
|             |   |                           | 00: 8-bit timer<br>01: 16-bit timer<br>10: 8-bit PPG<br>11: 8-bit PWM |        | 00: Reserved<br>01: 2 <sup>6</sup> PWM cycle<br>10: 2 <sup>7</sup><br>11: 2 <sup>8</sup> |       | 00: TA0TRG<br>01: $\phi$ T1<br>10: $\phi$ T16<br>11: $\phi$ T256 |  | 00: TA0IN pin<br>01: $\phi$ T1<br>10: $\phi$ T4<br>11: $\phi$ T16 |         |
|             |   |                           |   |        |  |       |  |  |   |         |
| TA1FFCR     | 8-bit<br>timer<br>flip-flop<br>control      | 105H<br>(Prohibit<br>RMW) |   |        |  |       | TA1FFC1  | TA1FFC0  | TA1FFIE   | TA1FFIS |
|             |   |                           |   |        |  |       | R/W  |  | R/W   |         |
|             |   |                           |   |        |  |       | 1  | 1  | 0   | 0       |
|             |   |                           |   |        | 00: Invert TA1FF<br>01: Set TA1FF<br>10: Clear TA1FF<br>11: Don't care                   |       | 1: TA1FF<br>invert<br>enable                                     |  | 0: TMRA0<br>1: TMRA1<br>inversion                                 |         |

## ( 7 - 2 ) T M R A 2 3

| Symbol      | Name  | Address                   | 7   | 6      | 5  | 4     | 3  | 2  | 1  | 0                                 |
|-------------|---|---------------------------|---|--------|--|-------|--|--|--|-----------------------------------|
| TA23<br>RUN | Timer<br>RUN                                | 108H                      | TA2RDE  |        |  |       | I2TA23   | TA23PRUN   | TA3RUN   | TA2RUN                            |
|             |   |                           | R/W   |        |  |       | R/W  | R/W  | R/W  | R/W                               |
|             |   |                           | 0   |        |  |       | 0  | 0  | 0  | 0                                 |
|             |   |                           | Double<br>buffer<br>0: Disable<br>1: Enable                           |        |  |       | IDLE2<br>0: Stop<br>1: Operate   | 8-bit timer run/stop control<br>0: Stop and clear<br>1: Run (Count up) |  |                                   |
| TA2REG      | 8-bit<br>timer<br>register 0                | 10AH<br>(Prohibit<br>RMW) | -   |        |  |       |  |  |  |                                   |
|             |   |                           | W   |        |  |       |  |  |  |                                   |
|             |   |                           | Undefined   |        |  |       |  |  |  |                                   |
| TA3REG      | 8-bit<br>timer<br>register 1                | 10BH<br>(Prohibit<br>RMW) | -   |        |  |       |  |  |  |                                   |
|             |   |                           | W   |        |  |       |  |  |  |                                   |
|             |   |                           | Undefined   |        |  |       |  |  |  |                                   |
| TA23<br>MOD | 8-bit<br>timer<br>source<br>CLK and<br>mode | 10CH                      | TA23M1  | TA23M0 | PWM21  | PWM20 | TA3CLK1  | TA3CLK0  | TA2CLK1  | TA2CLK0                           |
|             |   |                           | R/W   |        |  |       |  |  |  |                                   |
|             |   |                           | 0   | 0      | 0  | 0     | 0  | 0  | 0  | 0                                 |
|             |   |                           | 00: 8-bit timer<br>01: 16-bit timer<br>10: 8-bit PPG<br>11: 8-bit PWM |        | 00: Reserved<br>01: 2 <sup>6</sup> PWM cycle<br>10: 2 <sup>7</sup><br>11: 2 <sup>8</sup> |       | 00: TA2TRG<br>01: $\phi$ T1<br>10: $\phi$ T16<br>11: $\phi$ T256       |  | 00: Reserved<br>01: $\phi$ T1<br>10: $\phi$ T4<br>11: $\phi$ T16 |                                   |
|             |   |                           |   |        |  |       |  |  |  |                                   |
| TA3FFCR     | 8-bit<br>timer<br>flip-flop<br>control      | 10DH<br>(Prohibit<br>RMW) |   |        |  |       | TA3FFC1  | TA3FFC0  | TA3FFIE  | TA3FFIS                           |
|             |   |                           |   |        |  |       | R/W  |  | R/W  |                                   |
|             |   |                           |   |        |  |       | 1  | 1  | 0  | 0                                 |
|             |   |                           |   |        |  |       | 00: Invert TA3FF<br>01: Set TA3FF<br>10: Clear TA3FF<br>11: Don't care |  | 1: TA3FF<br>invert<br>enable                                     | 0: TMRA2<br>1: TMRA3<br>inversion |

## ( 8 ) UART/serial channel ( 1 / 3 )

## ( 8- 1 ) UART/SI Ochannel 0

| Symbol  | Name                                | Address                | 7  | 6   | 5   | 4  | 3  | 2       | 1  | 0                  |
|---------|-------------------------------------|------------------------|--|---|---|--|--|---------|--|--------------------|
| SC0BUF  | Serial channel 0 buffer             | 200H<br>(Prohibit RMW) | RB7/TB7                                  | RB6/TB6   | RB5/TB5                                   | RB4/TB4                                  | RB3/TB3  | RB2/TB2 | RB1/TB1  | RB0/TB0            |
|         |                                     |                        | R (Receiving)/W (Transmission)           |   |   |  |  |         |  |                    |
|         |                                     |                        | Undefined                                |   |   |  |  |         |  |                    |
| SC0CR   | Serial channel 0 control            | 201H                   | RB8                                      | EVEN  | PE  | OERR                                     | PERR   | FERR    | SCLKS  | IOC                |
|         |                                     |                        | R  | R/W   |   | R (Cleared to 0 by reading)              |  |         | R/W  |                    |
|         |                                     |                        | Undefined                                | 0   | 0   | 0  | 0  | 0       | 0  | 0                  |
|         |                                     |                        | Receiving data bit8<br>0: Odd<br>1: Even | Parity<br>0: Odd<br>1: Even                       | 1: Parity enable                          | 1: Error<br>Overrun    Parity    Framing |  |         | 0: SCLK0↑<br>1: SCLK0↓   | 1: Input SCLK0 pin |
| SC0MOD0 | Serial channel 0 mode0              | 202H                   | TB8                                      | CTSE  | RXE                                       | WU                                       | SM1  | SM0     | SC1  | SC0                |
|         |                                     |                        | R/W                                      |   |   |  |  |         |  |                    |
|         |                                     |                        | 0  | 0   | 0   | 0  | 0  | 0       | 0  | 0                  |
|         |                                     |                        | Transmission data bit8                   | 1: CTS enable                                     | 1: Receive enable                         | 1: Wakeup enable                         | 00: I/O Interface<br>01: UART 7 bits<br>10: UART 8 bits<br>11: UART 9 bits |         | 00: TA0TRG<br>01: Baud rate generator<br>10: Internal clock f <sub>sys</sub><br>11: External clock SCLK0 |                    |
| BR0CR   | Baud rate control                   | 203H                   | –  | BR0ADDE   | BR0CK1                                    | BR0CK0                                   | BR0S3  | BR0S2   | BR0S1  | BR0S0              |
|         |                                     |                        | R/W                                      |   |   |  |  |         |  |                    |
|         |                                     |                        | 0  | 0   | 0   | 0  | 0  | 0       | 0  | 0                  |
|         |                                     |                        | Always write "0".                        | 1: (16–K)/16 divided enable                       | 00: φT0<br>01: φT2<br>10: φT8<br>11: φT32 | Set the dividing value.<br>0 to F        |  |         |  |                    |
| BR0ADD  | Serial channel 0 K setting register | 204H                   |  |   |   |  | BR0K3  | BR0K2   | BR0K1  | BR0K0              |
|         |                                     |                        |  |   |   |  | R/W  |         |  |                    |
|         |                                     |                        |  |   |   |  | 0  | 0       | 0  | 0                  |
|         |                                     |                        |  |   |   |  | Baud rate 0 K<br>1 to F  |         |  |                    |
| SC0MOD1 | Serial channel 0 mode1              | 205H                   | I2S0                                     | FDPX0   |   |  |  |         |  |                    |
|         |                                     |                        | R/W                                      | R/W   |   |  |  |         |  |                    |
|         |                                     |                        | 0  | 0   |   |  |  |         |  |                    |
|         |                                     |                        | IDLE2<br>0: Stop<br>1: Operate           | I/O interface<br>1: Full duplex<br>0: Half duplex |   |  |  |         |  |                    |

## ( 8- 2 ) IrDA

| Symbol | Name                  | Address | 7  | 6  | 5                                       | 4                                    | 3   | 2      | 1      | 0      |
|--------|-----------------------|---------|--|--|---|--------------------------------------|---|--------|--------|--------|
| SIRCR  | IrDA control register | 207H    | PLSEL  | RXSEL                                      | TXEN                                    | RXEN                                 | SIRWD3  | SIRWD2 | SIRWD1 | SIRWD0 |
|        |                       |         | R/W  | R/W  | R/W                                     | R/W                                  | R/W   |        |        |        |
|        |                       |         | 0  | 0  | 0                                       | 0                                    | 0   | 0      | 0      | 0      |
|        |                       |         | Transmission pulse width<br>0: 3/16<br>1: 1/16 | Receiving data<br>0: H pulse<br>1: L pulse | Transmission<br>0: Disable<br>1: Enable | Receiving<br>0: Disable<br>1: Enable | Set the effective SIRRxD pulse width<br>Pulse width more than 2x × (Set value + 1) + 100 ns<br>Possible: 1 to 14<br>Not possible: 0, 15 |        |        |        |



## UART/serial channel (2/3)

## (8-3) UART/SIO channel 1

| Symbol  | Name                                | Address                | 7  | 6  | 5   | 4  | 3  | 2       | 1  | 0                     |
|---------|-------------------------------------|------------------------|--|--|---|--|--|---------|--|-----------------------|
| SC1BUF  | Serial channel 1 buffer             | 208H<br>(Prohibit RMW) | RB7/TB7                                  | RB6/TB6  | RB5/TB5   | RB4/TB4                                  | RB3/TB3  | RB2/TB2 | RB1/TB1  | RB0/TB0               |
|         |                                     |                        | R (Receiving)/W (Transmission)           |  |   |  |  |         |  |                       |
|         |                                     |                        | Undefined                                |  |   |  |  |         |  |                       |
| SC1CR   | Serial channel 1 control            | 209H                   | RB8                                      | EVEN   | PE  | OERR                                     | PERR   | FERR    | SCLKS  | IOC                   |
|         |                                     |                        | R  | R/W  |   | R (Cleared to 0 by reading)              |  |         | R/W  |                       |
|         |                                     |                        | Undefined                                | 0  | 0   | 0  | 0  | 0       | 0  | 0                     |
|         |                                     |                        | Receiving data bit8<br>0: Odd<br>1: Even | Parity<br>0: Odd<br>1: Even                            | 1: Parity enable  | 1: Error<br>Overrun    Parity    Framing |  |         | 0: SCLK1↑<br>1: SCLK1↓   | 1: 1: Input SCLK1 pin |
| SC1MOD0 | Serial channel 1 mode               | 20AH                   | TB8                                      | CTSE   | RXE   | WU                                       | SM1  | SM0     | SC1  | SC0                   |
|         |                                     |                        | R/W                                      |  |   |  |  |         |  |                       |
|         |                                     |                        | 0  | 0  | 0   | 0  | 0  | 0       | 0  | 0                     |
|         |                                     |                        | Transmission data bit8                   | 1: CTS enable  | 1: Receive enable   | 1: Wakeup enable                         | 00: I/O Interface<br>01: UART 7 bits<br>10: UART 8 bits<br>11: UART 9 bits |         | 00: TA0TRG<br>01: Baud rate generator<br>10: Internal clock f <sub>sys</sub><br>11: External clock SCLK1 |                       |
| BR1CR   | Baud rate control                   | 20BH                   | –  | BR1ADDE  | BR1CK1  | BR1CK0                                   | BR1S3  | BR1S2   | BR1S1  | BR1S0                 |
|         |                                     |                        | R/W                                      |  |   |  |  |         |  |                       |
|         |                                     |                        | 0  | 0  | 0   | 0  | 0  | 0       | 0  | 0                     |
|         |                                     |                        | Always write "0".                        | 1: (16–K)/16 divided enable                            | 00: $\phi T0$<br>01: $\phi T2$<br>10: $\phi T8$<br>11: $\phi T32$ |  | Dividing value<br>0 to F   |         |  |                       |
| BR1ADD  | Serial channel 1 K setting register | 20CH                   |  |  |   |  | BR1K3  | BR1K2   | BR1K1  | BR1K0                 |
|         |                                     |                        |  |  |   |  | R/W  |         |  |                       |
|         |                                     |                        |  |  |   |  | 0  | 0       | 0  | 0                     |
|         |                                     |                        |  |  |   |  | Set the frequency divisor K<br>1 to F                                      |         |  |                       |
| SC1MOD1 | Serial channel 1 mode1              | 20DH                   | I2S1                                     | FDPX1  |   |  |  |         |  |                       |
|         |                                     |                        | R/W                                      | R/W  |   |  |  |         |  |                       |
|         |                                     |                        | 0  | 0  |   |  |  |         |  |                       |
|         |                                     |                        | IDLE2<br>0: Stop<br>1: Operate           | I/O interface mode<br>1: Full duplex<br>0: Half duplex |   |  |  |         |  |                       |

UART/serial channel (3/3)  
(8-4) UART/SIO channel 2

| Symbol   | Name                                | Address                | 7                              | 6  | 5   | 4                                  | 3   | 2       | 1  | 0                 |
|----------|-------------------------------------|------------------------|--------------------------------|--|---|------------------------------------|---|---------|--|-------------------|
| SC2BUF   | Serial channel 2 buffer             | 210H<br>(Prohibit RMW) | RB7/TB7                        | RB6/TB6  | RB5/TB5   | RB4/TB4                            | RB3/TB3   | RB2/TB2 | RB1/TB1  | RB0/TB0           |
|          |                                     |                        | R (Receiving)/W (Transmission) |  |   |                                    |   |         |  |                   |
|          |                                     |                        | Undefined                      |  |   |                                    |   |         |  |                   |
| SC2CR    | Serial channel 2 control            | 211H                   | RB8                            | EVEN   | PE  | OERR                               | PERR  | FERR    | –  | –                 |
|          |                                     |                        | R                              | R/W  |   | R (Cleared to 0 by reading)        |   |         | R/W  |                   |
|          |                                     |                        | Undefined                      | 0  | 0   | 0                                  | 0   | 0       | 0  | 0                 |
|          |                                     |                        | Receiving data bit8            | Parity<br>0: Odd<br>1: Even                            | 1: Parity enable  | 1: Error<br>Overrun Parity Framing |   |         | Always write "0".  | Always write "0". |
| SC2 MOD0 | Serial channel 2 mode               | 212H                   | TB8                            | –  | RXE   | WU                                 | SM1   | SM0     | SC1  | SC0               |
|          |                                     |                        | R/W                            |  |   |                                    |   |         |  |                   |
|          |                                     |                        | 0                              | 0  | 0   | 0                                  | 0   | 0       | 0  | 0                 |
|          |                                     |                        | Transmission data bit8         | Always write "0".                                      | 1: Receive enable   | 1: Wakeup enable                   | 00: Reserved<br>01: UART 7 bits<br>10: UART 8 bits<br>11: UART 9 bits |         | 00: TA0TRG<br>01: Baud rate generator<br>10: Internal clock f <sub>sys</sub><br>11: External clock SCLK1 |                   |
| BR2CR    | Baud rate control                   | 213H                   | –                              | BR2ADDE  | BR2CK1  | BR2CK0                             | BR2S3   | BR2S2   | BR2S1  | BR2S0             |
|          |                                     |                        | R/W                            |  |   |                                    |   |         |  |                   |
|          |                                     |                        | 0                              | 0  | 0   | 0                                  | 0   | 0       | 0  | 0                 |
|          |                                     |                        | Always write "0".              | 1: (16–K)/16 divided enable                            | 00: $\phi T0$<br>01: $\phi T2$<br>10: $\phi T8$<br>11: $\phi T32$ |                                    | Dividing value<br>0 to F  |         |  |                   |
| BR2 ADD  | Serial channel 2 K setting register | 214H                   |                                |  |   |                                    | BR1K3   | BR1K2   | BR1K1  | BR1K0             |
|          |                                     |                        |                                |  |   |                                    | R/W   |         |  |                   |
|          |                                     |                        |                                |  |   |                                    | 0   | 0       | 0  | 0                 |
|          |                                     |                        |                                |  |   |                                    | Set the frequency divisor K<br>1 to F                                 |         |  |                   |
| SC2 MOD1 | Serial channel 2 mode1              | 215H                   | I2S2                           | FDPX2  |   |                                    |   |         |  |                   |
|          |                                     |                        | R/W                            | R/W  |   |                                    |   |         |  |                   |
|          |                                     |                        | 0                              | 0  |   |                                    |   |         |  |                   |
|          |                                     |                        | IDLE2<br>0: Stop<br>1: Operate | I/O interface mode<br>1: Full duplex<br>0: Half duplex |   |                                    |   |         |  |                   |

( 9 ) I<sup>2</sup>C bus / serial interface ( 1 / 2 )

| Symbol              | Name                                    | Address   | 7   | 6                                   | 5   | 4   | 3   | 2  | 1  | 0  |
|---------------------|---|---|---|-------------------------------------|---|---|---|--|--|--|
| SBI0CR1             | Serial bus interface control register 1 | 240H<br>(I <sup>2</sup> C bus mode)<br>(Prohibit RMW) | BC2   | BC1                                 | BC0   | ACK   |   | SCK2   | SCK1   | SCK0 / SWRMON                                  |
|                     |   |   | W   |                                     |   | R/W   |   | W  | W  | R/W  |
|                     |   |   | 0   | 0                                   | 0   | 0   |   | 0  | 0  | 0/1  |
|                     |   |   | Number of transfer bits<br>000: 8    001: 1    010: 2<br>011: 3    100: 4    101: 5<br>110: 6    111: 7 |                                     |   | Acknowledge mode<br>0: Disable<br>1: Enable       |   | Setting for the divisor value n<br>000: 5    001: 6    010: 7<br>011: 8    100: 9    101: 10<br>110: 11    111: (Reserved) |  |  |
|                     |   | 240H<br>(SIO mode)<br>(Prohibit RMW)                  | SIOS  | SIOINH                              | SIOM1   | SIOM0   |   | SCK2   | SCK1   | SCK0   |
|                     |   |   | W   | W                                   | W   | W   |   | W  | W  | W  |
|                     |   |   | 0   | 0                                   | 0   | 0   |   | 0  | 0  | 0  |
|                     |   |   | Transfer<br>0: Stop<br>1: Start   | Transfer<br>0: Continue<br>1: Abort | Transfer mode<br>00: 8-bit transmit mode<br>10: 8-bit transmit/ receive mode<br>11: 8-bit received mode |   |   | Setting for the divisor value n<br>000: 4    001: 5    010: 6<br>011: 7    100: 8    101: 9<br>110: 10    111: SCK pin     |  |  |
| SBI0 DBR            | SBI buffer register                     | 241H<br>(Prohibit RMW)                                | RB7/TB7   | RB6/TB6                             | RB5/TB5   | RB4/TB4   | RB3/TB3   | RB2/TB2  | RB1/TB1  | PB0/TB0  |
|                     |   |   | R (Receiving)/W (Transmission)  |                                     |   |   |   |  |  |  |
|                     |   |   | Undefined   |                                     |   |   |   |  |  |  |
| I2C0AR              | I2CBUS address register                 | 242H<br>(Prohibit RMW)                                | SA6   | SA5                                 | SA4   | SA3   | SA2   | SA1  | SA0  | ALS  |
|                     |   |   | W   | W                                   | W   | W   | W   | W  | W  | W  |
|                     |   |   | 0   | 0                                   | 0   | 0   | 0   | 0  | 0  | 0  |
|                     |   |   | Setting slave address   |                                     |   |   |   |  |  | Address recognition<br>0: Enable<br>1: Disable |
| When read SBI0SR    | Serial bus interface status register    | 243H<br>(I <sup>2</sup> C bus mode)<br>(Prohibit RMW) | MST   | TRX                                 | BB  | PIN   | AL/SBIM1  | AAS/SBIM0  | AD0/ SWRST   | LRB/ SWRST0                                    |
|                     |   |   | R/W   | R/W                                 | R/W   | R/W   | R/W   | R/W  | R/W  | R/W  |
|                     |   |   | 0   | 0                                   | 0   | 1   | 0   | 0  | 0  | 0  |
|                     |   |   | 0: Slave<br>1: Master   | 0: Receiver<br>1: Transmit          | Bus status monitor<br>0: Free<br>1: Busy  | INTSBI request monitor<br>0: Request<br>1: Cancel | Arbitration lost detection monitor<br>1: Detect   | Slave address match detection monitor<br>1: Detect   | GENERAL CALL detection monitor<br>1: Detect  | Lost receive bit monitor<br>0: 0<br>1: 1       |
| When write SBI0CR 2 | Serial bus interface control register 2 |   |   |                                     | Start/stop condition generation<br>0: Start condition<br>1: Stop condition                              |   | Serial bus interface operating mode selection<br>00: Port mode<br>01: SIO mode<br>10: I <sup>2</sup> C bus mode<br>11: (Reserved) |  | Software reset generate write "10" and "01", then an internal reset signal is generated. |  |
| When read SBI0SR    | Serial bus interface status register    | 243H<br>(SIO mode)<br>(Prohibit RMW)                  |   |                                     |   |   | SIOF/SBIM1  | SEF/SBIM2  | –  | –  |
|                     |   |   |   |                                     |   |   | R   | R  | W  | W  |
|                     |   |   |   |                                     |   |   | 0   | 0  | 0  | 0  |
|                     |   |   |   |                                     |   |   | Transfer status monitor<br>0: Stopped<br>1: Terminated in process   | Shift operation status monitor<br>0: Stopped<br>1: Terminated in process   |  |  |
| When write SBI0CR 2 | Serial bus interface control register 2 |   |   |                                     |   |   | Serial bus interface operating mode selection<br>00: Port mode<br>01: SIO mode<br>10: I <sup>2</sup> C bus mode<br>11: (Reserved) |  | Always write "0".  | Always write "0".                              |

I<sup>2</sup>C bus/serial interface ( 2 / 2 )

| Symbol      | Name   | Address                   | 7  | 6                               | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--|---------------------------|--|---------------------------------|---|---|---|---|---|---|
| SBI0<br>BR0 | Serial bus<br>interface<br>baud rate<br>register 0 | 244H<br>(Prohibit<br>RMW) | –  | I2SBI0                          |   |   |   |   |   |   |
|             |  |                           | W  | R/W                             |   |   |   |   |   |   |
|             |  |                           | 0  | 0                               |   |   |   |   |   |   |
|             |  |                           | Always<br>write “0”.                       | IDLE2<br>0: Abort<br>1: Operate |   |   |   |   |   |   |
| SBI0<br>BR1 | Serial bus<br>interface<br>baud rate<br>register 1 | 245H<br>(Prohibit<br>RMW) | P4EN                                       | –                               |   |   |   |   |   |   |
|             |  |                           | W  | W                               |   |   |   |   |   |   |
|             |  |                           | 0  | 0                               |   |   |   |   |   |   |
|             |  |                           | Clock<br>control<br>0: Abort<br>1: Operate | Always<br>write “0”.            |   |   |   |   |   |   |

## (10) AD converter

| Symbol    | Name                        | Address | 7          | 6                               | 5                 | 4                 | 3                            | 2   | 1       | 0        |
|-----------|-----------------------------|---------|------------|---------------------------------|-------------------|-------------------|------------------------------|---|---------|----------|
| ADMOD0    | AD mode register 0          | 2B0H    | EOCF       | ADBF                            | –                 | –                 | ITM0                         | REPEAT  | SCAN    | ADS      |
|           |                             |         | R          |                                 | R/W               | R/W               | R/W                          | R/W   | R/W     | R/W      |
|           |                             |         | 0          | 0                               | 0                 | 0                 | 0                            | 0   | 0       | 0        |
|           |                             |         | 1: End     | 1: Busy                         | Always write "0". | Always write "0". | Interrupt in repeat mode     | 1: Repeat   | 1: Scan | 1: Start |
| ADMOD1    | AD mode register 1          | 2B1H    | VREFON     | I2AD                            |                   |                   | ADTRGE                       | ADCH2   | ADCH1   | ADCH0    |
|           |                             |         | R/W        | R/W                             |                   |                   | R/W                          | R/W   |         |          |
|           |                             |         | 0          | 0                               |                   |                   | 0                            | 0   | 0       | 0        |
|           |                             |         | 1: VREF on | IDLE2<br>0: Abort<br>1: Operate |                   |                   | 1: Enable for external start | Input channel<br>000: AN0 AN0<br>001: AN1 AN0 → AN1<br>010: AN2 AN0 → AN1 → AN2<br>011: AN3 AN0 → AN1 → AN2 → AN3<br>100: AN4 AN4<br>101: AN5 AN4 → AN5<br>110: AN6 AN4 → AN5 → AN6<br>111: AN7 AN4 → AN5 → AN6 → AN7 |         |          |
| AD REG04L | AD result register 0/4 low  | 2A0H    | ADR01      | ADR00                           |                   |                   |                              |   |         | ADR0RF   |
|           |                             |         | R          |                                 |                   |                   |                              |   |         | R        |
|           |                             |         | Undefined  |                                 |                   |                   |                              |   |         | 0        |
| AD REG04H | AD result register 0/4 high | 2A1H    | ADR09      | ADR08                           | ADR07             | ADR06             | ADR05                        | ADR04   | ADR03   | ADR02    |
|           |                             |         | R          |                                 |                   |                   |                              |   |         |          |
|           |                             |         | Undefined  |                                 |                   |                   |                              |   |         |          |
| AD REG15L | AD result register 1/5 low  | 2A2H    | ADR11      | ADR10                           |                   |                   |                              |   |         | ADR1RF   |
|           |                             |         | R          |                                 |                   |                   |                              |   |         | R        |
|           |                             |         | Undefined  |                                 |                   |                   |                              |   |         | 0        |
| AD REG15H | AD result register 1/5 high | 2A3H    | ADR19      | ADR18                           | ADR17             | ADR16             | ADR15                        | ADR14   | ADR13   | ADR12    |
|           |                             |         | R          |                                 |                   |                   |                              |   |         |          |
|           |                             |         | Undefined  |                                 |                   |                   |                              |   |         |          |
| AD REG26L | AD result register 2/6 low  | 2A4H    | ADR21      | ADR20                           |                   |                   |                              |   |         | ADR2RF   |
|           |                             |         | R          |                                 |                   |                   |                              |   |         | R        |
|           |                             |         | Undefined  |                                 |                   |                   |                              |   |         | 0        |
| AD REG26H | AD result register 2/6 high | 2A5H    | ADR29      | ADR28                           | ADR27             | ADR26             | ADR25                        | ADR24   | ADR23   | ADR22    |
|           |                             |         | R          |                                 |                   |                   |                              |   |         |          |
|           |                             |         | Undefined  |                                 |                   |                   |                              |   |         |          |
| AD REG37L | AD result register 3/7 low  | 2A6H    | ADR31      | ADR30                           |                   |                   |                              |   |         | ADR3RF   |
|           |                             |         | R          |                                 |                   |                   |                              |   |         | R        |
|           |                             |         | Undefined  |                                 |                   |                   |                              |   |         | 0        |
| AD REG37H | AD result register 3/7 high | 2A7H    | ADR39      | ADR38                           | ADR37             | ADR36             | ADR35                        | ADR34   | ADR33   | ADR32    |
|           |                             |         | R          |                                 |                   |                   |                              |   |         |          |
|           |                             |         | Undefined  |                                 |                   |                   |                              |   |         |          |

## ( 1 1 ) Watchdog timer

| Symbol | Name              | Address             | 7                | 6  | 5     | 4 | 3              | 2                               | 1  | 0                 |
|--------|-------------------|---------------------|------------------|--|-------|---|----------------|---------------------------------|--|-------------------|
| WDMOD  | WDT mode register | 300H                | WDTE             | WDTP1  | WDTP0 |   |                | I2WDT                           | RESCR  | –                 |
|        |                   |                     | R/W              | R/W  | R/W   |   |                | R/W                             | R/W  | R/W               |
|        |                   |                     | 1                | 0  | 0     |   |                | 0                               | 0  | 0                 |
|        |                   |                     | 1: WDT enable    | 00: 2 <sup>15</sup> /f <sub>SYS</sub><br>01: 2 <sup>17</sup> /f <sub>SYS</sub><br>10: 2 <sup>19</sup> /f <sub>SYS</sub><br>11: 2 <sup>21</sup> /f <sub>SYS</sub> |       |   |                | IDLE2<br>0: Abort<br>1: Operate | 1: RESET connect internally WDT out to reset pin | Always write “0”. |
| WDCR   | WD control        | 301H (Prohibit RMW) | –                |  |       |   |                |                                 |  |                   |
|        |                   |                     | W                |  |       |   |                |                                 |  |                   |
|        |                   |                     | –                |  |       |   |                |                                 |  |                   |
|        |                   |                     | B1H: WDT disable |  |       |   | 4EH: WDT clear |                                 |  |                   |

(12) RTC (Real time clock)

| Symbol | Name            | Address             | 7             | 6            | 5              | 4              | 3                 | 2            | 1                 | 0  |         |         |
|--------|-----------------|---------------------|---------------|--------------|----------------|----------------|-------------------|--------------|-------------------|--|---------|---------|
| SECR   | Second register | 320H                |               | SE6          | SE5            | SE4            | SE3               | SE2          | SE1               | SE0  |         |         |
|        |                 |                     |               | R/W          |                |                |                   |              |                   |  |         |         |
|        |                 |                     |               | Undefined    |                |                |                   |              |                   |  |         |         |
|        |                 |                     | "0" is read.  | 40 s         | 20 s           | 10 s           | 8 s               | 4 s          | 2 s               | 1 s  |         |         |
| MINR   | Minute register | 321H                |               | MI6          | MI5            | MI4            | MI3               | MI2          | MI1               | MI0  |         |         |
|        |                 |                     |               | R/W          |                |                |                   |              |                   |  |         |         |
|        |                 |                     |               | Undefined    |                |                |                   |              |                   |  |         |         |
|        |                 |                     | "0" is read.  | 40 min       | 20 min         | 10 min         | 8 min             | 4 min        | 2 min             | 1min   |         |         |
| HOURR  | Hour register   | 322H                |               |              | HO5            | HO4            | HO3               | HO2          | HO1               | HO0  |         |         |
|        |                 |                     |               |              | R/W            |                |                   |              |                   |  |         |         |
|        |                 |                     |               |              | Undefined      |                |                   |              |                   |  |         |         |
|        |                 |                     | "0" is read.  | 20 h (PM/AM) | 10 h           | 8 h            | 4 h               | 2 h          | 1 h               |  |         |         |
| DAYR   | Day register    | 323H                |               |              |                |                |                   | WE2          | WE1               | WE0  |         |         |
|        |                 |                     |               |              |                |                |                   | R/W          |                   |  |         |         |
|        |                 |                     |               |              |                |                |                   | Undefined    |                   |  |         |         |
|        |                 |                     | "0" is read.  |              |                |                |                   |              |                   | W2   | W1      | W0      |
| DATER  | Date register   | 324H                |               |              | DA5            | DA4            | DA3               | DA2          | DA1               | DA0  |         |         |
|        |                 |                     |               |              | R/W            |                |                   |              |                   |  |         |         |
|        |                 |                     |               |              | Undefined      |                |                   |              |                   |  |         |         |
|        |                 |                     | 0             | 0            | 20 day         | 10 day         | 8 day             | 4 day        | 2 day             | 1 day  |         |         |
| MONTHR | Month register  | 325H                |               |              |                | MO4            | MO3               | MO2          | MO1               | MO0  |         |         |
|        |                 |                     |               |              |                | R/W            |                   |              |                   |  |         |         |
|        |                 |                     |               |              |                | Undefined      |                   |              |                   |  |         |         |
|        |                 | PAGE0               | "0" is read.  |              |                |                |                   |              |                   | 10 month   | 8 month | 4 month |
| PAGE1  | "0" is read.    |                     |               |              |                |                |                   |              |                   | 0: Indicator for 12 hours<br>1: Indicator for 24 hours |         |         |
| YEARR  | Year register   | 326H                | YE7           | YE6          | YE5            | YE4            | YE3               | YE2          | YE1               | YE0  |         |         |
|        |                 |                     | R/W           |              |                |                |                   |              |                   |  |         |         |
|        |                 |                     | Undefined     |              |                |                |                   |              |                   |  |         |         |
|        |                 |                     | PAGE0         | 80 year      | 40 year        | 20 year        | 10 year           | 8 year       | 4 year            | 2 year   | 1 year  |         |
| PAGE1  | "0" is read.    |                     |               |              |                |                |                   |              | Leap year setting |  |         |         |
| PAGER  | Page register   | 327H (Prohibit RMW) | INTENA        |              |                | ADJUST         | ENATMR            | ENAALM       |                   | PAGE   |         |         |
|        |                 |                     | R/W           |              |                | W              | R/W               |              |                   | R/W  |         |         |
|        |                 |                     | 0             |              |                | Undefined      | Undefined         |              |                   | Undefined  |         |         |
|        |                 |                     | INTRTC ENABLE | "0" is read. |                | ADJUST         | TIMER ENABLE      | ALARM ENABLE | "0" is read.      | PAGE setting   |         |         |
| RESTR  | Reset register  | 328H (Prohibit RMW) | DIS1HZ        | DIS16HZ      | RSTTMR         | RSTALM         | RE3               | RE2          | RE1               | RE0  |         |         |
|        |                 |                     | W             |              |                |                |                   |              |                   |  |         |         |
|        |                 |                     | Undefined     |              |                |                |                   |              |                   |  |         |         |
|        |                 |                     | 0: 1 Hz       | 0: 16 Hz     | 1: Reset timer | 1: Reset alarm | Always write "0". |              |                   |  |         |         |

## ( 13 ) Mel ody / a l a r m g e n e r a t o r

| Symbol      | Name                              | Address | 7   | 6   | 5                                   | 4   | 3                                  | 2      | 1      | 0   |
|-------------|-----------------------------------|---------|---|-----|-------------------------------------|---|------------------------------------|--------|--------|---|
| ALM         | Alarm pattern register            | 330H    | AL8   | AL7 | AL6                                 | AL5                                       | AL4                                | AL3    | AL2    | AL1                                       |
|             |                                   |         | R/W   |     |                                     |   |                                    |        |        |   |
|             |                                   |         | 0   |     |                                     |   |                                    |        |        |   |
|             |                                   |         | Alarm – Pattern set   |     |                                     |   |                                    |        |        |   |
| MEL<br>ALMC | Melody/<br>alarm control register | 331H    | FC1   | FC0 | ALMINV                              | –   | –                                  | –      | –      | MELALM                                    |
|             |                                   |         | R/W   |     | R/W                                 | R/W                                       | R/W                                | R/W    | R/W    | R/W                                       |
|             |                                   |         | 0   |     | 0                                   | 0   | 0                                  | 0      | 0      | 0   |
|             |                                   |         | Free-run counter control<br>00: Hold<br>01: Restart<br>10: Clear<br>11: Clear and start |     | Alarm frequency invert<br>1: Invert | Always write "0".                         |                                    |        |        | Output frequency<br>0: Alarm<br>1: Melody |
| MELFL       | Melody frequency register-L       | 332H    | ML7   | ML6 | ML5                                 | ML4                                       | ML3                                | ML2    | ML1    | ML0                                       |
|             |                                   |         | R/W   |     |                                     |   |                                    |        |        |   |
|             |                                   |         | 0   |     |                                     |   |                                    |        |        |   |
|             |                                   |         | Melody frequency set (Low 8 bits)   |     |                                     |   |                                    |        |        |   |
| MELFH       | Melody frequency register-H       | 333H    | MELON   |     |                                     |   | ML11                               | ML10   | ML9    | ML8                                       |
|             |                                   |         | R/W   |     |                                     |   | R/W                                |        |        |   |
|             |                                   |         | 0   |     |                                     |   | 0                                  |        |        |   |
|             |                                   |         | Melody counter control<br>0: Stop and clear<br>1: Start                                 |     |                                     |   | Melody frequency set (High 4 bits) |        |        |   |
| ALMINT      | Alarm interrupt enable register   | 334H    |   |     | –                                   | IALM4E                                    | IALM3E                             | IALM2E | IALM1E | IALM0E                                    |
|             |                                   |         |   |     | R/W                                 | R/W                                       |                                    |        |        |   |
|             |                                   |         |   |     | 0                                   | 0   |                                    |        |        |   |
|             |                                   |         |   |     | Always write "0".                   | INTALM4 to INTALM0 alarm interrupt enable |                                    |        |        |   |



## ( 1 4 ) MMU

| Symbol | Name                          | Address | 7                       | 6 | 5 | 4                    | 3      | 2                    | 1      | 0      |
|--------|-------------------------------|---------|-------------------------|---|---|----------------------|--------|----------------------|--------|--------|
| LOCAL0 | LOCAL0<br>control<br>register | 350H    | L0E                     |   |   |                      |        | L0EA22               | L0EA21 | L0EA20 |
|        |                               |         | R/W                     |   |   |                      |        | R/W                  |        |        |
|        |                               |         | 0                       |   |   |                      |        | 0                    |        |        |
|        |                               |         | 0: Disable<br>1: Enable |   |   |                      |        | LOCAL0 area BANK set |        |        |
| LOCAL1 | LOCAL1<br>control<br>register | 351H    | L1E                     |   |   |                      |        | L1EA23               | L1EA22 | L1EA21 |
|        |                               |         | R/W                     |   |   |                      |        | R/W                  |        |        |
|        |                               |         | 0                       |   |   |                      |        | 0                    |        |        |
|        |                               |         | 0: Disable<br>1: Enable |   |   |                      |        | LOCAL1 area BANK set |        |        |
| LOCAL2 | LOCAL2<br>control<br>register | 352H    | L2E                     |   |   |                      |        | L2EA23               | L2EA22 | L2EA21 |
|        |                               |         | R/W                     |   |   |                      |        | R/W                  |        |        |
|        |                               |         | 0                       |   |   |                      |        | 0                    |        |        |
|        |                               |         | 0: Disable<br>1: Enable |   |   |                      |        | LOCAL2 area BANK set |        |        |
| LOCAL3 | LOCAL3<br>control<br>register | 353H    | L3E                     |   |   | L3EA26               | L3EA25 | L3EA24               | L3EA23 | L3EA22 |
|        |                               |         | R/W                     |   |   | R/W                  |        |                      |        |        |
|        |                               |         | 0                       |   |   | 0                    |        |                      |        |        |
|        |                               |         | 0: Disable<br>1: Enable |   |   | LOCAL3 area BANK set |        |                      |        |        |

## ( 15 ) LCD controller ( 1 / 5 )

| Symbol      | Name                                       | Address | 7  | 6  | 5  | 4                    | 3  | 2   | 1   | 0   |
|-------------|--|---------|--|--|--|----------------------|--|---|---|---|
| LCD<br>MODE | LCD<br>mode<br>register                    | 04B0H   | BAE  | AAE  | SCPW1  | SCPW0                | –  | BULK  | RAMTYPE   | MODE  |
|             |  |         | R/W  |  |  |                      |  |   |   |   |
|             |  |         | 0  | 0  | 1  | 0                    | 0  | 0   | 0   | 0   |
|             |  |         | Used by B<br>AREA<br>0: Disable<br>1: Enable   | Used by A<br>AREA<br>0: Disable<br>1: Enable   | SCP width<br>00: Base mode<br>01: 2 clocks<br>10: 4 clocks<br>11: 8 clocks |                      | Always<br>write "0".   | SDRAM<br>bank<br>selection<br>0: 64 Mbit<br>1: 128 Mbit                           | Display<br>RAM<br>Selection<br>0: SRAM<br>1: SDRAM              | Mode<br>selection<br>0: RAM<br>1: SR                      |
| LCD<br>DVM  | Divide<br>Frame<br>register                | 04B1    | FMN7   | FMN6   | FMN5   | FMN4                 | FMN3   | FMN2  | FMN1  | FMN0  |
|             |  |         | R/W  |  |  |                      |  |   |   |   |
|             |  |         | 0  | 0  | 0  | 0                    | 0  | 0   | 0   | 0   |
|             |  |         | Setting Frame invert adjust function bit7 to bit0  |  |  |                      |  |   |   |   |
| LCD<br>SIZE | LCD<br>size<br>register                    | 04B2H   | COM3   | COM2   | COM1   | COM0                 | SEG3   | SEG2  | SEG1  | SEG0  |
|             |  |         | R/W  |  |  |                      |  |   |   |   |
|             |  |         | 0  | 0  | 0  | 0                    | 0  | 0   | 0   | 0   |
|             |  |         | Setting the LCD common number for SR type<br>0000: 128    0101: 400<br>0001: 160    0110: 480<br>0010: 200<br>0011: 240<br>0100: 320<br>Other: Reserve |  |  |                      | Setting the LCD segment number for SR type<br>0000: 128    0101: 480<br>0001: 160    0110: 560<br>0010: 240    0111: 640<br>0011: 320<br>0100: 400<br>Other: Reserve |   |   |   |
| LCDCTL      | LCD<br>control<br>register                 | 04B3H   | LCDON  | ALL0   | FRMON  | –                    | FP9  | MMULCD  | FP8   | START   |
|             |  |         | R/W  |  |  |                      |  |   |   |   |
|             |  |         | 0  | 0  | 0  | 0                    | 0  | 0   | 0   | 0   |
|             |  |         | DOFF<br>port<br>0: OFF<br>1: ON  | Transfer<br>data of<br>exclusive<br>bus for<br>LCD<br>0: Normal<br>1: All<br>display<br>data 0 | Divided<br>FR mode<br>0: Disable<br>1: Enable                              | Always<br>write "0". | Setting<br>bit9 for<br>f <sub>FP</sub> [9:0]   | Specify<br>address<br>of LCD<br>driver with<br>built-in<br>RAM<br>0: OFF<br>1: ON | Setting<br>bit8 for<br>f <sub>FP</sub> [9:0]                    | Start<br>control in<br>SR type<br><br>0: Stop<br>1: Start |
| LCD<br>FFP  | LCD<br>FRAME<br>FREQU-E<br>NCY<br>register | 04B4H   | FP7  | FP6  | FP5  | FP4                  | FP3  | FP2   | FP1   | FP0   |
|             |  |         | R/W  |  |  |                      |  |   |   |   |
|             |  |         | 0  |  |  |                      |  |   |   |   |
|             |  |         | f <sub>FP</sub> set value bit7 to bit0   |  |  |                      |  |   |   |   |
| LCDGL       | LCD<br>gray<br>level<br>register           | 04B5H   |  |  |  |                      |  |   | GRAY1   | GRAY0   |
|             |  |         |  |  |  |                      |  |   | R/W   | R/W   |
|             |  |         |  |  |  |                      |  |   | 0   | 0   |
|             |  |         |  |  |  |                      |  |   | 00: Monochrome<br>01: 4 levels<br>10: 8 levels<br>11: 16 levels |   |

## LCD controller (2/5)

| Symbol | Name                       | Address | 7   | 6                                    | 5      | 4  | 3   | 2      | 1  | 0      |
|--------|----------------------------|---------|---|--------------------------------------|--------|--|---|--------|--|--------|
| LCDCM  | LCD cursor mode register   | 04B6H   | CDE   | CCS                                  |        |  |   |        | CBE1   | CBE0   |
|        |                            |         | R/W   |                                      |        |  |   |        | R/W  |        |
|        |                            |         | 0   | 0                                    |        |  |   |        | 0  | 0      |
|        |                            |         | Cursor 0: OFF<br>1: ON                              | Cursor color<br>0: White<br>1: Black |        |  |   |        | Cursor blink interval<br>00: Don't blink<br>01: 2 Hz<br>10: 1 Hz<br>11: 0.5 Hz |        |
| LCDCW  | LCD cursor width register  | 04B7H   |   |                                      |        | CW4  | CW3   | CW2    | CW1  | CW0    |
|        |                            |         |   |                                      |        | R/W  |   |        |  |        |
|        |                            |         |   |                                      |        | 0  | 0   | 0      | 0  | 0      |
|        |                            |         |   |                                      |        | Cursor width (X size)<br>00000: 1 dot (Min)<br>11111: 32 dots (Max)  |   |        |  |        |
| LCDCH  | LCD cursor height register | 04B8H   |   |                                      |        | CW4  | CW3   | CW2    | CW1  | CW0    |
|        |                            |         |   |                                      |        | R/W  |   |        |  |        |
|        |                            |         |   |                                      |        | 0  | 0   | 0      | 0  | 0      |
|        |                            |         |   |                                      |        | Cursor height (Y size)<br>00000: 1 dot (Min)<br>11111: 32 dots (Max) |   |        |  |        |
| LCDCP  | LCD cursor APB register    | 04B9H   |   |                                      |        |  | APB 3   | APB 2  | APB 1  | APB 0  |
|        |                            |         |   |                                      |        |  | R/W   |        |  |        |
|        |                            |         |   |                                      |        |  | 0   | 0      | 0  | 0      |
|        |                            |         |   |                                      |        |  | Setting bit3 to bit0 for cursor absolute position |        |  |        |
| LCDCPL | LCD cursor AP register-L   | 04BAH   | CAP 7   | CAP 6                                | CAP 5  | CAP 4  | CAP 3   | CAP 2  | CAP 1  | CAP 0  |
|        |                            |         | R/W   |                                      |        |  |   |        |  |        |
|        |                            |         | 0   | 0                                    | 0      | 0  | 0   | 0      | 0  | 0      |
|        |                            |         | Setting bit7 to bit0 for cursor absolute position   |                                      |        |  |   |        |  |        |
| LCDCPM | LCD cursor AP register-M   | 04BBH   | CAP 15  | CAP 14                               | CAP 13 | CAP 12   | CAP 11  | CAP 10 | CAP 9  | CAP 8  |
|        |                            |         | R/W   |                                      |        |  |   |        |  |        |
|        |                            |         | 0   | 0                                    | 0      | 0  | 0   | 0      | 0  | 0      |
|        |                            |         | Setting bit15 to bit8 for cursor absolute position  |                                      |        |  |   |        |  |        |
| LCDCPH | LCD cursor AP register-H   | 04BCH   | CAP 23  | CAP 22                               | CAP 21 | CAP 20   | CAP 19  | CAP 18 | CAP 17   | CAP 16 |
|        |                            |         | R/W   |                                      |        |  |   |        |  |        |
|        |                            |         | 0   | 1                                    | 0      | 0  | 0   | 0      | 0  | 0      |
|        |                            |         | Setting bit23 to bit16 for cursor absolute position |                                      |        |  |   |        |  |        |

## LCD controller (3/5)

| Symbol | Name                                     | Address | 7  | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|--------|--|---------|--|------|------|------|------|------|------|------|
| LSARAM | A area<br>start<br>address<br>register-M | 04C0H   | SA15   | SA14 | SA13 | SA12 | SA11 | SA10 | SA9  | SA8  |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting start address A15 to A8 for the source data memory in A area.  |      |      |      |      |      |      |      |
| LSARAH | A area<br>start<br>address<br>register-H | 04C1H   | SA23   | SA22 | SA21 | SA20 | SA19 | SA18 | SA17 | SA16 |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 1    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting start address A23 to A16 for the source data memory in A area. |      |      |      |      |      |      |      |
| LEARAM | A area<br>end<br>address<br>register-M   | 04C2H   | EA15   | EA14 | EA13 | EA12 | EA11 | EA10 | EA9  | EA8  |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting end address A15 to A8 for the source data memory in A area.    |      |      |      |      |      |      |      |
| LEARAH | A area<br>end<br>address<br>register-H   | 04C3H   | EA23   | EA22 | EA21 | EA20 | EA19 | EA18 | EA17 | EA16 |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 1    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting end address A23 to A16 for the source data memory in A area.   |      |      |      |      |      |      |      |
| LSARBM | B area<br>start<br>address<br>register-M | 04C4H   | SA15   | SA14 | SA13 | SA12 | SA11 | SA10 | SA9  | SA8  |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting start address A15 to A8 for the source data memory in B area.  |      |      |      |      |      |      |      |
| LSARBH | B area<br>start<br>address<br>register-H | 04C5H   | SA23   | SA22 | SA21 | SA20 | SA19 | SA18 | SA17 | SA16 |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 1    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting start address A23 to A16 for the source data memory in B area. |      |      |      |      |      |      |      |
| LEARBM | B area<br>end<br>address<br>register-M   | 04C6H   | EA15   | EA14 | EA13 | EA12 | EA11 | EA10 | EA9  | EA8  |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting end address A15 to A8 for the source data memory in B area.    |      |      |      |      |      |      |      |
| LEARBH | B area<br>end<br>address<br>register-H   | 04C7H   | EA23   | EA22 | EA21 | EA20 | EA19 | EA18 | EA17 | EA16 |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 1    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting end address A23 to A16 for the source data memory in B area.   |      |      |      |      |      |      |      |
| LSARCL | C area<br>start<br>address<br>register-L | 04C8H   | SA7  | SA6  | SA5  | SA4  | SA3  | SA2  | SA1  | SA0  |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting start address A7 to A0 for the source data memory in C area.   |      |      |      |      |      |      |      |
| LSARCM | C area<br>start<br>address<br>register-M | 04C9H   | SA15   | SA14 | SA13 | SA12 | SA11 | SA10 | SA9  | SA8  |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting start address A15 to A8 for the source data memory in C area.  |      |      |      |      |      |      |      |
| LSARCH | C area<br>start<br>address<br>register-H | 04CAH   | SA23   | SA22 | SA21 | SA20 | SA19 | SA18 | SA17 | SA16 |
|        |  |         | R/W  |      |      |      |      |      |      |      |
|        |  |         | 0  | 1    | 0    | 0    | 0    | 0    | 0    | 0    |
|        |  |         | Setting start address A23 to A16 for the source data memory in C area. |      |      |      |      |      |      |      |

## LCD controller ( 4/5 )

| Symbol | Name                                   | Address | 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--|---------|-----|---|---|---|---|---|---|---|
| LG0L   | LCD gray level data setting register-L | 04D0H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LG0H   | LCD gray level data setting register-H | 04D1H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LG1L   | LCD gray level data setting register-L | 04D2H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LG1H   | LCD gray level data setting register-H | 04D3H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LG2L   | LCD gray level data setting register-L | 04D4H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LG2H   | LCD gray level data setting register-H | 04D5H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LG3L   | LCD gray level data setting register-L | 04D6H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LG3H   | LCD gray level data setting register-H | 04D7H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| LG4L   | LCD gray level data setting register-L | 04D8H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| LG4H   | LCD gray level data setting register-H | 04D9H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| LG5L   | LCD gray level data setting register-L | 04DAH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| LG5H   | LCD gray level data setting register-H | 04DBH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| LG6L   | LCD gray level data setting register-L | 04DCH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| LG6H   | LCD gray level data setting register-H | 04DDH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| LG7L   | LCD gray level data setting register-L | 04DEH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| LG7H   | LCD gray level data setting register-H | 04DFH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

## LCD controller ( 5/5 )

| Symbol | Name                                   | Address | 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--|---------|-----|---|---|---|---|---|---|---|
| LG8L   | LCD gray level data setting register-L | 04E0H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| LG8H   | LCD gray level data setting register-H | 04E1H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| LG9L   | LCD gray level data setting register-L | 04E2H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 0   | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| LG9H   | LCD gray level data setting register-H | 04E3H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| LGAL   | LCD gray level data setting register-L | 04E4H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| LGAH   | LCD gray level data setting register-H | 04E5H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| LGBL   | LCD gray level data setting register-L | 04E6H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| LGBH   | LCD gray level data setting register-H | 04E7H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| LGCL   | LCD gray level data setting register-L | 04E8H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| LGCH   | LCD gray level data setting register-H | 04E9H   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| LGDL   | LCD gray level data setting register-L | 04EAH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| LGDH   | LCD gray level data setting register-H | 04EBH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| LGEL   | LCD gray level data setting register-L | 04ECH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| LGEH   | LCD gray level data setting register-H | 04EDH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| LGFL   | LCD gray level data setting register-L | 04EEH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| LGFH   | LCD gray level data setting register-H | 04EFH   |     |   |   |   |   |   |   |   |
|        |  |         | R/W |   |   |   |   |   |   |   |
|        |  |         | 1   | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## ( 16 ) SDRAM controller

| Symbol | Name                  | Address | 7  | 6   | 5                     | 4    | 3  | 2   | 1      | 0                                       |
|--------|-----------------------|---------|--|---|-----------------------|------|--|---|--------|---|
| SDACR  | SDRAM address control | 04F0H   | SDINI                                      | SWRC  | –                     | –    | SMUXE  | SMUXW1  | SMUXW0 | SMAC                                    |
|        |                       |         | R/W  | R/W   | R/W                   | R/W  | R/W  |   |        |   |
|        |                       |         | 0  | 0   | 1                     | 0    | 0  | 0   | 0      | 0                                       |
|        |                       |         | Auto initialize<br>0: Disable<br>1: Enable | Write recovery<br>0: 1 clock<br>1: 2 clocks   | Always fixed to "10". |      | Address mux<br>0: Disable<br>1: Enable       | SDRAM select<br>00: 16 Mbits 10: 128 Mbits<br>01: 64 Mbits 11: Reserved |        | Access cycle<br>0: Disable<br>1: Enable |
| SDRCR  | SDRAM refresh control | 04F1H   | SFRC                                       | SRS2  | SRS1                  | SRS0 | SASFRC                                       |   |        | SRC                                     |
|        |                       |         | R/W  |   |                       |      |  |   |        | R/W                                     |
|        |                       |         | 0  | 0   | 0                     | 0    | 0  |   |        | 0                                       |
|        |                       |         | Self refresh<br>0: Disable<br>1: Enable    | Auto refresh interval<br>000: 78 states    100: 195 states<br>001: 97 states    101: 210 states<br>010: 124 states    110: 249 states<br>011: 156 states    111: 312 states |                       |      | Auto self refresh<br>0: Disable<br>1: Enable |   |        | Auto refresh<br>0: Disable<br>1: Enable |

## ( 17 ) 16 - b i t t i m e r

| Symbol  | Name                             | Address  | 7   | 6   | 5                               | 4  | 3                              | 2   | 1   | 0        |  |
|---------|----------------------------------|--|---|---|---------------------------------|--|--------------------------------|---|---|----------|--|
| TB0RUN  | Timer control                    | 180H   | TB0RDE  | –   |                                 |  | I2TB0                          | TB0PRUN   |   | TB0RUN   |  |
|         |                                  |  | R/W   | R/W   |                                 |  | R/W                            | R/W   |   | R/W      |  |
|         |                                  |  | 0   | 0   |                                 |  | 0                              | 0   |   | 0        |  |
|         |                                  |  | Double buffer<br>0: Disable<br>1: Enable              | Always write “0”.                                     |                                 |  | IDLE2<br>0: Stop<br>1: Operate | 16-bit timer run/stop control<br>0: Stop and clear<br>1: Run (Count up) |   |          |  |
| TB0MOD  | 16-bit timer source CLK and mode | 182H<br>(Prohibit RMW)                           | –   | –   | TB0CPOI                         | –  | –                              | TB0CLE  | TB0CLK1   | TB0CLK0  |  |
|         |                                  |  | R/W   |   | W*                              | R/W  |                                |   |   |          |  |
|         |                                  |  | 0   | 0   | 1                               | 0  | 0                              | 0   | 0   | 0        |  |
|         |                                  |  | Always fixed to “0”.                                  |   | 0: Soft capture<br>1: Undefined | Always fixed to “0”.   |                                | 1: UC0 clear enable   | Source clock<br>00: Reserved<br>01: φT1<br>10: φT4<br>11: φT16                      |          |  |
| TB0FFCR | 16-bit timer flip-flop control   | 183H<br>(Prohibit RMW)                           | –   | –   | –                               | TB0C0T1  | TB0E1T1                        | TB0E0T1   | TB0FF0C1  | TB0FF0C0 |  |
|         |                                  |  | W   |   | R/W                             |  |                                |   |   | W*       |  |
|         |                                  |  | 1   | 1   | 0                               | 0  | 0                              | 0   | 0   | 0        |  |
|         |                                  |  | Always fixed to “11”.                                 |   | Always fixed “0”.               | TB0FF0 invert trigger<br>0: Trigger disable<br>1: Trigger enable |                                |   | 00: Invert TB0FF0<br>01: Set<br>10: Clear<br>11: Don't care<br>Always read as “11”. |          |  |
|         |                                  | Invert when the UC value is loaded in to TB0CP0. | Invert when the UC value matches the value in TB0RG1. | Invert when the UC value matches the value in TB0RG0. |                                 |  |                                |   |   |          |  |
| TB0RG0L | 16-bit timer register 0-L        | 188H<br>(Prohibit RMW)                           | –   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | W   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | Undefined   |   |                                 |  |                                |   |   |          |  |
| TB0RG0H | 16-bit timer register 0-H        | 189H<br>(Prohibit RMW)                           | –   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | W   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | Undefined   |   |                                 |  |                                |   |   |          |  |
| TB0RG1L | 16-bit timer register 1-L        | 18AH<br>(Prohibit RMW)                           | –   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | W   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | Undefined   |   |                                 |  |                                |   |   |          |  |
| TB0RG1H | 16-bit timer register 1-H        | 18BH<br>(Prohibit RMW)                           | –   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | W   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | Undefined   |   |                                 |  |                                |   |   |          |  |
| TB0CP0L | Capture register 0-L             | 18CH   | –   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | R   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | Undefined   |   |                                 |  |                                |   |   |          |  |
| TB0CP0H | Capture register 0-H             | 18DH   | –   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | R   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | Undefined   |   |                                 |  |                                |   |   |          |  |
| TB0CP1L | Capture register 1-L             | 18EH   | –   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | R   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | Undefined   |   |                                 |  |                                |   |   |          |  |
| TB0CP1H | Capture register 1-H             | 18FH   | –   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | R   |   |                                 |  |                                |   |   |          |  |
|         |                                  |  | Undefined   |   |                                 |  |                                |   |   |          |  |



## 6. Points of Note and Restrictions

### (1) Notation

- a. The notation for built-in 16-bit registers is symbol <symbol> (e.g., TAO1RUN<TAO1RUN> denotes register TAO1RUN).

- b. Read-modify-write instructions

An instruction in which the CPU reads data from memory, modifies it, and then writes it back to the same memory location in one instruction.

Example 1: SET 3, (TAO1RUN) Set bit 3 of TAO1RUN.

Example 2: INC 1, (100H) Increment the data at 100H.

Examples of read-modify-write instructions on the TL

Exchange instruction

EX (mem), R

### Arithmetic operations

ADD (mem), R/#      ADC (mem), R/#

SUB (mem), R/#      SBC (mem), R/#

INC #3, (mem)      DEC #3, (mem)

### Logic operations

AND (mem), R/#      OR (mem), R/#

XOR (mem), R/#

### Bit manipulation operations

STCF #3/A, (mem)      RES #3, (mem)

SET #3, (mem)      CHG #3, (mem)

TSET #3, (mem)

### Rotate and shift operations

RLC (mem)      RRC (mem)

RL (mem)      RR (mem)

SLA (mem)      SRA (mem)

SLL (mem)      SRL (mem)

RLD (mem)      RRD (mem)

- c. f<sub>CF</sub>, f<sub>PSY</sub> and one state

The clock frequency input on pin 21 is called f<sub>CF</sub>. The clock selected by DFMCRO<ACT1: 0> is called f<sub>CF</sub>.

The clock selected by SYSCR1<SYSC1> is called f<sub>PSY</sub>. The clock frequency given by 2 is called f.

One cycle is referred to as one state.

## (2) Points of note

## a. AMO and AM1 pins

This pin is connected to the V<sub>DD</sub> pin. Do not alter the level while active.

## b. EMU0 and EMU1

Open pins.

## c. Reserved address areas

The TMP91C820A does not have any reserved areas.

## d. Warm-up counter

The warm-up counter operates when a STOP mode is entered if the system has an external oscillator. As a result, the warm-up time elapses from the input of the release request and output of the system mode.

## e. Programmable pull-up resistance

The programmable pull-up resistor can be turned ON/OFF. The pins are set for use as input ports. When the ports are set for input, they are turned ON/OFF by a program.

The data registers (e.g., P5) are used to turn the pull-up resistor ON/OFF. Consequently read-modify-write instructions are prohibited.

## f. Watchdog timer

The watchdog timer starts operation immediately after the system is released. If the watchdog timer is not to be used, disable it.

## g. AD converter

The string resistor between the VREFH and VREFL pins can be turned ON/OFF to reduce power consumption. When STOP mode is used, disable the AD converter before the HALT instruction is executed.

## h. CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access registers in the CPU (e.g., registers of DMASn).

## i. Undefined SFR

The value of an undefined bit in an SFR is undefined when the system is released.

## j. POPSR instruction

Please execute the POPSR instruction during DI condition.

## k. Releasing the HALT mode by requesting an interrupt

Usually, interrupts can release all halt status. However, some interrupts (INT0, INT1, INT2, INT3, INTKEY, INTRTC, INTALM0 to INTALM4) which can release the halt status cannot be able to do so if they are input during the period of the halt status (for about 5  $\mu$ s of IDLE1 or STOP mode (IDLE2 is not applicable)). (In this case, an interrupt request is kept on hold until the halt status is released.)

If another interrupt is generated after it has shifted to the halt status, the status can be released without delay. If the interrupt is generated during the halt status, that of the interrupt kept on hold is interrupted with high priority and handled first followed by the other interrupt.

## 7. Package Dimensions

P-LQFP144-1616-0.40C

Unit: mm

