Wide Temperature Range Version 8 M SRAM (512-kword × 16-bit)

# HITACHI

ADE-203-1280 (Z) Preliminary Rev. 0.0 Jun. 8, 2001

### Description

The Hitachi HM62V16514I Series is 8-Mbit static RAM organized 524,288-word  $\times$  16-bit. HM62V16514I Series has realized higher density, higher performance and low power consumption by employing Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in standard 44-pin plastic TSOPII.

### Features

- Single 3.0 V supply: 2.7 V to 3.6 V
- Fast access time: 55/70 ns (Max)
- Power dissipation:
  - Active: 6.0 mW/MHz (Typ)
  - Standby: 4.5  $\mu$ W (Typ)
- Completely static memory.
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
  - Three state output
- Battery backup operation.
- Temperature range: -40 to +85°C

Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specification.



# **Ordering Information**

Type No.	Access time	Package
HM62V16514LTTI-5 HM62V16514LTTI-7	55 ns 70 ns	400-mil 44-pin plastic TSOPII (normal-bend type) (TTP-44DB)
HM62V16514LTTI-5SL HM62V16514LTTI-7SL	55 ns 70 ns	_


### **Pin Arrangement**

44-pin TSOP						
A4		14 A5				
A3		43 🔲 A6				
A2	3 4	42 A7				
A1						
A0	]5 ∠	40 UB				
	6 3	39 🔲 LB				
I/O0 🗌	7 :	38 🔲 I/O15				
I/O1 🗌	8 3	37 🔲 I/O14				
I/O2 🗌	9 3	36 🔲 I/O13				
I/O3 🗌	10 :	35 🔲 I/O12				
Vcc 🗌	]11 :	34 🔲 V <sub>SS</sub>				
V <sub>SS</sub>	12 3	33 🔲 V <sub>CC</sub>				
I/O4 🗌	13 3	32 🗍 1/011				
I/O5 🗌	14 3	31 🔲 I/O10				
I/O6 🗌	15 3	30 🔲 1/O9				
I/07 🗌	16 2	29 🔲 1/08				
WE	17 2	28 A8				
A18		27 🗖 A9				
A17		26 A10				
A16		25 🗍 A11				
A15		24 A12				
A14		23 A13				
_	(Top view)					
	(TOP VIEW)					

### **Pin Description**

Pin name	Function
A0 to A18	Address input
I/O0 to I/O15	Data input/output
CS	Chip select
WE	Write enable
ŌĒ	Output enable
LB	Lower byte select
UB	Upper byte select
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground

#### **Block Diagram**



### **Operation Table**

CS	WE	OE	UB	LB	I/O0 to I/O7	I/O8 to I/O15	Operation
Н	×	×	×	×	High-Z	High-Z	Standby
×	×	×	Н	Н	High-Z	High-Z	Standby
L	Н	L	L	Ľ	Dout	Dout	Read
L	Н	L	Н	L	Dout	High-Z	Lower byte read
L	Н	L	L	Н	High-Z	Dout	Upper byte read
L	L	×	L	Ľ	Din	Din	Write
L	L	×	Н	L	Din	High-Z	Lower byte write
L	L	×	L	Н	High-Z	Din	Upper byte write
L	Н	Н	×	×	High-Z	High-Z	Output disable

Note: H: V<sub>IH</sub>, L: V<sub>IL</sub>,  $\times$ : V<sub>IH</sub> or V<sub>IL</sub>

### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage relative to $V_{\mbox{\tiny SS}}$	V <sub>cc</sub>	-0.5 to + 4.6	V
Terminal voltage on any pin relative to $\rm V_{ss}$	V <sub>T</sub>	$-0.5^{*1}$ to V <sub>cc</sub> + 0.3 <sup>*2</sup>	V
Power dissipation	P <sub>T</sub>	1.0	W
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1.  $V_{\tau}$  min: -3.0 V for pulse half-width  $\leq$  30 ns.

2. Maximum voltage is +4.6 V.

### **DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V <sub>cc</sub>	2.7	3.0	3.6	V	
	V <sub>ss</sub>	0	0	0	V	
Input high voltage	V <sub>IH</sub>	2.2	—	$V_{cc}$ + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	_	0.6	V	1
Ambient temperature range	Та	-40	_	85	°C	

Note: 1.  $V_{IL}$  min: -3.0 V for pulse half-width  $\leq$  30 ns.

### **DC** Characteristics

Parameter		Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage curre	ent	I <sub>LI</sub>		—	1	μA	Vin = $V_{ss}$ to $V_{cc}$
Output leakage cur	rent	I <sub>LO</sub>	—		1	μA	
Operating current		I <sub>cc</sub>	—	—	20	mA	$\overline{CS} = V_{\text{\tiny IL}}, \text{ Others} = V_{\text{\tiny IH}}/V_{\text{\tiny IL}}, \\ I_{\text{\tiny I/O}} = 0 \text{ mA}$
Average operating current	HM62V16514I-5	I <sub>CC1</sub>	_	16	30	mA	Min. cycle, duty = 100%, $I_{I/O} = 0 \text{ mA}, \overline{CS} = V_{IL},$ Others = $V_{IH}/V_{IL}$
	HM62V16514I-7	I <sub>CC1</sub>	—	14	25	mA	
		I <sub>CC2</sub>		2	5	mA	$ \begin{array}{l} Cycle \ time = 1 \ \mu s, \ duty = 100\%, \\ I_{I/O} = 0 \ mA, \ \overline{CS} \leq 0.2 \ V, \\ V_{IH} \geq V_{CC} - 0.2 \ V, \ V_{IL} \leq 0.2 \ V \end{array} $
Standby current		I <sub>SB</sub>		0.1	0.3	mA	$\overline{\text{CS}} = \text{V}_{\text{IH}}$
Standby current		I <sub>SB1</sub> * <sup>2</sup>	_	1.5	25	μA	$\frac{0 \text{ V} \le \text{Vin}}{\text{CS}} \ge \text{V}_{cc} - 0.2 \text{ V}$
		I* <sup>3</sup>	_	1.5	10	μA	_
Output high voltage	è	V <sub>OH</sub>	2.2	—		V	$I_{OH} = -1 \text{ mA}$
Output low voltage		V <sub>oL</sub>	_	_	0.4	V	$I_{OL} = 2 \text{ mA}$

Notes: 1. Typical values are at  $V_{cc} = 2.5 \text{ V}/3.0 \text{ V}$ , Ta = +25°C and not guaranteed.

2. This characteristic is guaranteed only for L version.

3. This characteristic is guaranteed only for L-SL version.

### **Capacitance** (Ta = +25°C, f = 1.0 MHz)


Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	CI/O	_	_	10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.

### AC Characteristics (Ta = -40 to $+85^{\circ}$ C, V<sub>CC</sub> = 2.7 V to 3.6 V, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels:  $V_{IL} = 0.4 \text{ V}, V_{IH} = 2.2 \text{ V}$
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures (Including scope and jig)



### Read Cycle

		HM62	V16514I				
		-5		-7		_	
Parameter	Symbol	Min	Мах	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55		70		ns	
Address access time	t <sub>AA</sub>		55		70	ns	
Chip select access time	t <sub>ACS</sub>		55	—	70	ns	
Output enable to output valid	t <sub>oe</sub>		35	_	40	ns	
Output hold from address change	t <sub>oH</sub>	10	_	10	_	ns	
LB, UB access time	t <sub>BA</sub>		55	_	70	ns	
Chip select to output in low-Z	t <sub>cLZ</sub>	10		10		ns	2, 3
LB, UB enable to low-z	t <sub>BLZ</sub>	5		5		ns	2, 3
Output enable to output in low-Z	t <sub>oLZ</sub>	5		5		ns	2, 3
Chip deselect to output in high-Z	t <sub>CHZ</sub>	0	20	0	25	ns	1, 2, 3
LB, UB disable to high-Z	t <sub>BHZ</sub>	0	20	0	25	ns	1, 2, 3
Output disable to output in high-Z	t <sub>oHZ</sub>	0	20	0	25	ns	1, 2, 3

#### Write Cycle

		HM62	V16514I				
		-5		-7			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	55		70		ns	
Address valid to end of write	t <sub>AW</sub>	50	_	60	_	ns	
Chip selection to end of write	t <sub>cw</sub>	50	—	60	—	ns	5
Write pulse width	t <sub>WP</sub>	40	_	50	_	ns	4
$\overline{\text{LB}}$ , $\overline{\text{UB}}$ valid to end of write	t <sub>BW</sub>	50	_	55	_	ns	
Address setup time	t <sub>AS</sub>	0		0	_	ns	6
Write recovery time	t <sub>wR</sub>	0		0	_	ns	7
Data to write time overlap	t <sub>DW</sub>	25	_	30	_	ns	
Data hold from write time	t <sub>DH</sub>	0		0	_	ns	
Output active from end of write	t <sub>ow</sub>	5		5	_	ns	2
Output disable to output in High-Z	t <sub>oHZ</sub>	0	20	0	25	ns	1, 2
Write to output in high-Z	t <sub>wHZ</sub>	0	20	0	25	ns	1, 2

Notes: 1. t<sub>CHZ</sub>, t<sub>OHZ</sub>, t<sub>WHZ</sub> and t<sub>BHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.

3. At any given temperature and voltage condition, t<sub>HZ</sub> max is less than t<sub>LZ</sub> min both for a given device and from device to device.


4. A write occures during the overlap of a low CS, a low WE and a low LB or a low UB. A write begins at the latest transition among CS going low, WE going low and LB going low or UB going low. A write ends at the earliest transition among CS going high, WE going high and LB going high or UB going high. t<sub>wP</sub> is measured from the beginning of write to the end of write.

- 5.  $t_{cw}$  is measured from the later of  $\overline{CS}$  going low to the end of write.
- 6.  $t_{AS}$  is measured from the address valid to the beginning of write.


7.  $t_{WR}$  is measured from the earliest of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.

### **Timing Waveform**


### **Read Cycle**




#### Write Cycle (1) (WE Clock)



### Write Cycle (2) ( $\overline{CS}$ Clock, $\overline{OE} = V_{IH}$ )



Write Cycle (3) ( $\overline{LB}$ ,  $\overline{UB}$  Clock,  $\overline{OE} = V_{IH}$ )



Parameter	Symbol	Min	Typ* <sup>4</sup>	Max	Unit	Test conditions*3
$V_{cc}$ for data retention	$V_{\text{DR}}$	2.0	_	3.6	V	$ \begin{array}{l} \text{Vin} \geq 0 \text{V} \\ \text{(1)} \ \overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or} \\ \text{(2)} \ \overline{\text{LB}} = \overline{\text{UB}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \\ \overline{\text{CS}} \leq 0.2 \text{ V} \end{array} $
Data retention current	I *1 CCDR	_	1.5	25	μA	$ \begin{array}{l} V_{cc} = 3.0 \text{ V}, \text{ Vin } \geq 0\text{V} \\ (1)  \overline{\text{CS}} \geq V_{cc} - 0.2 \text{ V} \text{ or} \\ (2)  \overline{\text{LB}} = \overline{\text{UB}} \geq V_{cc} - 0.2 \text{ V} \\ \overline{\text{CS}} \leq 0.2 \text{ V} \end{array} $
	I <sub>CCDR</sub> *2	_	1.5	10	μA	_
Chip deselect to data retention time	t <sub>CDR</sub>	0			ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> * <sup>5</sup>	_	_	ns	

### **Low V**<sub>CC</sub> **Data Retention Characteristics** (Ta = -40 to $+85^{\circ}$ C)


Notes: 1. This characteristic is guaranteed only for L version.


2. This characteristic is guaranteed only for L-SL version.

CS controls address buffer, WE buffer, OE buffer, LB, UB buffer and Din buffer. If CS controls data retention mode, Vin levels (address, WE, OE, LB, UB, UB, I/O) can be in the high impedance state. If LB, UB controls data retention mode, LB, UB must be LB = UB ≥ V<sub>cc</sub> – 0.2 V, CS must be CS ≤ 0.2 V. The other input levels (address, WE, OE, I/O) can be in the high impedance state.


4. Typical values are at V\_{cc} = 3.0 V, Ta = +25  $^\circ\text{C}$  and not guaranteed.

5.  $t_{RC}$  = read cycle time.






Low V<sub>CC</sub> Data Retention Timing Waveform (2) (LB, UB Controlled)



#### **Package Dimensions**

#### HM62V16514LTTI Series (TTP-44DB)



#### Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# TACH

#### Hitachi Itd

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Öhte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

URL			http://semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg
	Asia' :	:	http://sicapac.hitachi-asia.com http://www.hitachi.co.jp/Sicd/indx.htm
	Japan :	:	http://www.nitacni.co.jp/Sicd/indx.r

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223

Hitachi Europe Ltd. Electronic Components Group Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Fax : <65>-538-6933/538-3877 Tel: <44> (1628) 585000 URL : http://www.hitachi.com.sg Fax: <44> (1628) 585200

Hitachi Europe GmbH Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Asia I td Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318 Tel : <65>-538-6533/538-8577

Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel : <886>-(2)-2718-3666 Fax : <886>-(2)-2718-8180 Telex : 23222 HAS-TP URL : http://www.hitachi.com.tw

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower World Finance Centre. Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel : <852>-(2)-735-9218 Fax: <852>-(2)-730-0281 URL : http://semiconductor.hitachi.com.hk

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan. Colophon 4.0