8M Synchronous Fast Static RAM (256k-word × 36-bit)

HITACHI

ADE-203-1267A (Z) Preliminary Rev. 0.1 Jun. 4, 2001

Description

The HM62G36256A is a synchronous fast static RAM organized as 256-kword \times 36-bit. It has realized high speed access time by employing the most advanced CMOS process and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. It is packaged in standard 119-bump BGA.

Note: All power supply and ground pins must be connected for proper operation of the device.

Features

- 2.5 V \pm 5% and 3.3 V \pm 5% operation
- Internal self-timed late write
- Byte write control (4 byte write selects, one for each 9-bit)
- Optional ×18 configuration
- HSTL compatible I/O
- Programmable impedance output drivers
- User selective input trip-point
- Differential, HSTL clock inputs
- Asynchronous G output control
- · Asynchronous sleep mode
- Limited set of boundary scan JTAG IEEE 1149.1 compatible
- Protocol: Single clock register-register mode

Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specification.



Ordering Information

Type No.	Access time	Cycle time	Package
HM62G36256ABP-30	1.7 ns	3.0 ns	119-bump 1. 27 mm
HM62G36256ABP-33	1.7 ns	3.3 ns	14 mm × 22 mm BGA (BP-119C)
HM62G36256ABP-40	2.0 ns	4.0 ns	

Pin Arrangement

	1	2	3	4	5	6	7
A	$V_{\scriptscriptstyle DDQ}$	SA0	SA1	NC	SA13	SA12	V_{DDQ}
В	NC	NC	SA2	NC	SA14	SA11	NC
С	NC	SA3	SA4	V_{DD}	SA5	SA6	NC
D	DQc5	DQc0	V_{ss}	ZQ	V_{ss}	DQb0	DQb5
E	DQc4	DQc3	V _{ss}	SS	V _{SS}	DQb3	DQb4
F	V_{DDQ}	DQc1	V _{SS}	G	V _{SS}	DQb1	V_{DDQ}
G	DQc8	DQc6	SWEc	NC	SWEb	DQb6	DQb8
Н	DQc7	DQc2	V _{SS}	NC	V _{SS}	DQb2	DQb7
J	V_{DDQ}	V_{DD}	V_{REF}	V_{DD}	V_{REF}	V_{DD}	V_{DDQ}
K	DQd7	DQd2	V_{ss}	K	$V_{\rm SS}$	DQa2	DQa7
L	DQd8	DQd6	SWEd	K	SWEa	DQa6	DQa8
М	V_{DDQ}	DQd1	V _{SS}	SWE	V _{SS}	DQa1	V_{DDQ}
N	DQd4	DQd3	V _{ss}	SA8	V _{SS}	DQa3	DQa4
Р	DQd5	DQd0	V _{SS}	SA10	V _{SS}	DQa0	DQa5
R	NC	SA7	M1	V _{DD}	M2	SA15	NC
Т	NC	NC	SA9	SA16	SA17	NC	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

(Top view)

Pin Description


Name	I/O type	Descriptions	Notes
V_{DD}	Supply	Core power supply	
V _{ss}	Supply	Ground	
V_{DDQ}	Supply	Output power supply	
V _{REF}	Supply	Input reference: provides input reference voltage	
K	Input	Clock input. Active high.	
K	Input	Clock input. Active low.	
SS	Input	Synchronous chip select	
SWE	Input	Synchronous write enable	
SAn	Input	Synchronous address input	n = 0-17
SWEx	Input	Synchronous byte write enables	x = a, b, c, d
G	Input	Asynchronous output enable	
ZZ	Input	Power down mode select	
ZQ	Input	Output impedance control	1
DQxn	I/O	Synchronous data input/output	x = a, b, c, d n = 0, 1, 28
M1, M2	Input	Output protocol mode select	
TMS	Input	Boundary scan test mode select	
TCK	Input	Boundary scan test clock	
TDI	Input	Boundary scan test data input	
TDO	Output	Boundary scan test data output	
NC		No connection	

M1	M2	Protocol	Notes
Vee	V _{DD}	Synchronous register to register operation	2

Notes: 1. ZQ is to be connected to V_{SS} via a resistance RQ where 175 $\Omega \le RQ \le 300 \ \Omega$. If ZQ = V_{DDQ} or open, output buffer impedance will be maximum.

2. There is 1 protocol with mode pin. For this application, M1 and M2 need to connect to V_{ss} and V_{DD} , respectively. The state of the Mode control inputs must be set before power-up and must not change during device operation. Mode control inputs are not standard inputs and may not meet V_{IH} or V_{IL} specification. This SRAM is tested only in the synchronous register to register operation.

Block Diagram



Operation Table

ZZ	SS	G	SWE	SWEa	SWEb	SWEc	SWEd	K	\overline{K}	Operation	DQ (n)	DQ (n + 1)
Н	×	×	×	×	×	×	×	×	×	sleep mode	High-Z	High-Z
L	Н	×	×	×	×	×	×	L-H	H-L	Dead (not selected)	×	High-Z
L	×	Н	Н	×	×	×	×	×	×	Dead (Dummy read)	High-Z	×
L	L	L	Н	×	×	×	×	L-H	H-L	Read	×	Dout (a,b,c,d)0-8
L	L	×	L	L	L	L	L	L-H	H-L	Write a, b, c, d byte	High-Z	Din (a,b,c,d)0-8
L	L	×	L	Н	L	L	L	L-H	H-L	Write b, c, d byte	High-Z	Din (b,c,d)0-8
L	L	×	L	L	Н	L	L	L-H	H-L	Write a, c, d byte	High-Z	Din (a,c,d)0-8
L	L	×	L	L	L	Н	L	L-H	H-L	Write a, b, d byte	High-Z	Din (a,b,d)0-8
L	L	×	L	L	L	L	Н	L-H	H-L	Write a, b, c byte	High-Z	Din (a,b,c)0-8
L	L	×	L	Н	Н	L	L	L-H	H-L	Write c, d byte	High-Z	Din (c,d)0-8
L	L	×	L	L	Н	Н	L	L-H	H-L	Write a, d byte	High-Z	Din (a,d)0-8
L	L	×	L	L	L	Н	Н	L-H	H-L	Write a, b byte	High-Z	Din (a,b)0-8
L	L	×	L	Н	L	L	Н	L-H	H-L	Write b, c byte	High-Z	Din (b,c)0-8
L	L	×	L	Н	Н	Н	L	L-H	H-L	Write d byte	High-Z	Din (d)0-8
L	L	×	L	Н	Н	L	Н	L-H	H-L	Write c byte	High-Z	Din (c)0-8
L	L	×	L	Н	L	Н	Н	L-H	H-L	Write b byte	High-Z	Din (b)0-8
L	L	×	L	L	Н	Н	Н	L-H	H-L	Write a byte	High-Z	Din (a)0-8

Notes: 1. × means don't care for synchronous inputs, and H or L for asynchronous inputs.


- 2. $\overline{\text{SWE}}$, $\overline{\text{SS}}$, $\overline{\text{SWEa}}$ to $\overline{\text{SWEd}}$, SA are sampled at the rising edge of K clock.
- 3. Although differential clock operation is implied, this SRAM will operate properly with one clock phase (either K or \overline{K}) tied to V_{REF} . Under such single-ended clock operation, all parameters specified within this document will be met.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Notes
Input voltage on any pin	V_{IN}	-0.5 to $V_{DDQ} + 0.5$	V	1, 4
Core supply voltage	$V_{\scriptscriptstyle DD}$	-0.5 to 3.9	V	1
Output supply voltage	V_{DDQ}	-0.5 to 2.2	V	1, 4
Operating temperature	T _{OPR}	0 to 70	°C	
Storage temperature	T _{STG}	-55 to 125	°C	
Output short–circuit current	I _{OUT}	25	mA	
Latch up current	I _{LI}	200	mA	
Package junction to case thermal resistance	θЈС	2	°C/W	5, 7
Package junction to ball thermal resistance	θЈВ	5	°C/W	6, 7

Notes: 1. All voltage is referred to V_{ss} .

- 2. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- 3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.
- 4. The following supply voltage application sequence is recommended: V_{SS} , V_{DD} , V_{DDQ} , V_{REF} then Vin. Remember, according to the Absolute Maximum Ratings table, V_{DDQ} is not exceed 2.2 V, whatever the instantaneous value of V_{DDQ} .
- θJC is measured at the center of mold surface in fluorocarbon (See Figure "Definition of Measurement").
- 6. θJB is measured on the center ball pad after removing the ball in fluorocarbon (See Figure "Definition of Measurement").
- 7. These thermal resistance values have error of $\pm 5^{\circ}$ C/W.



Definition of Measurement


Note: The following the DC and AC specifications shown in the Tables, this device is tested under the minimum transverse air flow exceeding 500 linear feet per minute.

DC Operating Conditions (Ta = 0 to 70° C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage (Core)	$V_{\scriptscriptstyle DD}$	2.38	2.5	2.63	V	2.5 V part
	V_{DD}	3.14	3.3	3.47	٧	3.3 V part
Supply voltage (I/O)	V_{DDQ}	1.4		2.1	٧	
Input reference voltage (I/O)	V_{REF}	0.65	_	1.0	٧	1
Input high voltage	V_{IH}	$V_{REF} + 0.1$	_	$V_{DDQ} + 0.3$	٧	
Input low voltage	V _{IL}	-0.3		$V_{REF} - 0.1$	V	
Clock differential voltage	V_{DIF}	0.1		$V_{DDQ} + 0.3$	٧	2, 3
Clock common mode voltage	V_{CM}	0.6	_	0.90	V	3

Notes: 1. Peak to peak AC component superimposed on V_{REF} may not exceed 5% of V_{REF} .

- 2. Minimum differential input voltage required for differential input clock operation.
- 3. See following figure.



Differential Voltage/Common Mode Voltage

DC Characteristics (Ta = 0 to 70°C, V_{DD} = 2.5 V ± 5%, 3.3 V ± 5%)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input leakage current	I _{LI}	_	_	2	μΑ	1
Output leakage current	I _{LO}	_	_	5	μΑ	2
Standby current	I _{SBZZ}	_		100	mA	3
V _{DD} operating current, excluding output drivers 4 ns cycle	I _{DD4}	_		500	mA	4
V _{DD} operating current, excluding output drivers 3 ns and 3.3 ns cycle	I _{DD3}	_	_	600	mA	4
Quiescent active power supply current	I _{DD2}	_	_	200	mA	5
Maximum Power Dissipation, including output data	Р	_		2.3 at 2.5 V part	W	6
		_	_	2.8 at 3.3 V part	W	6
Output low voltage	V_{OL}	V _{SS}	_	V _{SS} + 0.4	V	7
Output high voltage	V _{OH}	$V_{DDQ} - 0.4$	_	V _{DDQ}	V	8
ZQ pin connect resistance	RQ	_	250	_	Ω	
Output low current	I _{OL}	$(V_{DDQ}/2)/$ [{(RQ/5 - 5 Ω)}-15%]		$(V_{DDQ}/2)/$ [{(RQ/5 – 5 Ω)}+15%]	mA	9, 11, 12
Output high current	I _{OH}	(V _{DDQ} /2)/	_	(V _{DDQ} /2)/	mA	10, 11,
		$[\{(RQ/5 - 5 \Omega)\} + 15\%]$		$[\{(RQ/5 - 5\Omega)\}-15\%]$		12

Notes: 1. $0 \le Vin \le V_{DDQ}$ for all input pins (except V_{REF} , ZQ, M1, M2 pin).

- $2. \ \ 0 \leq Vout \leq V_{DDQ}, \ DQ \ in \ High-Z.$
- 3. All inputs (except clock) are held at either V_{IH} or V_{IL} , ZZ is held at V_{IH} , lout = 0 mA. Spec is guaranteed at 75°C junction temperature.
- 4. lout = 0 mA, read 50%/write 50%, $V_{DD} = V_{DD}$ max, $V_{IN} = V_{IH}$ or V_{IL} , Frequency = minimum cycle.
- 5. lout = 0 mA, read 50%/write 50%, $V_{DD} = V_{DD}$ max, $V_{IN} = V_{IH}$ or V_{IL} , Frequency = 3 MHz.
- 6. Output drives a 12pF load and switches every cycle. This parameter should be used by the SRAM designer to determine electrical and package requirements for the SRAM device.
- 7. RQ = 250 Ω , I_{OL} = 8 mA at $V_{DDQ}/2 0.3 V$.
- 8. RQ = 250 Ω , $I_{OH} = -8$ mA at $V_{DDQ}/2 + 0.3$ V.
- 9. Measured at V_{OL} = 1/2 V_{DDQ} for: 175 $\Omega \le RQ \le 300 \ \Omega$.
- 10. Measured at $V_{OH} = 1/2 V_{DDQ}$ for: $175 \Omega \le RQ \le 300 \Omega$.
- 11. Parameter tested with RQ = 250 Ω and V_{DDQ} = 1.5 V.

12. Output buffer impedance can be programmed by terminating the ZQ pin to V_{ss} through a precision resister (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 15% is 250 typical. If the status of ZQ pin is open, output impedance is maximum. Maximum impedance occurs with ZQ connected to V_{DDQ}. The impedance update of the output driver occurs when the SRAM is in High-Z. Write and Deselect operations will synchronously switch the SRAM into and out of High-Z, therefore triggering an update. The user may choose to invoke asynchronous G updates by providing a G setup and hold about the K clock to guarantee the proper update. At power-up, the output impedance defaults to minimum impedance. It will take 1024 cycles for the impedance to be completely updated if the programmed impedance is much higher than minimum impedance. The total external capacitance of ZQ pin must be less than 7.5 pF.

Capacitance (Ta = 25° C, f = 1 MHz)


Parameter	Symbol	Min	Max	Unit	Note
Input capacitance (SAn, SS, SWE, SWEx)	C _{IN}	_	4	pF	1
Input capacitance (K, \overline{K} , \overline{G})	C _{CLK}	_	5	pF	1
Input/Output capacitance (DQxn)	C _{io}		5	pF	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to 70°C, $V_{DD} = 2.5 \text{ V} \pm 5\%$ and $3.3 \text{ V} \pm 5\%$)

Test Conditions

- Input pulse levels (K, \overline{K}): $V_{DIF} = 0.75 \text{ V}$, $V_{CM} = 0.75 \text{ V}$
- Input timing reference level (K, \overline{K}) : Differential cross point
- Input pulse levels (except K, \overline{K}): $V_{IL} = 0.25 \text{ V}, V_{IH} = 1.25 \text{ V}$
- Input and output timing reference levels (except K, \overline{K}): $V_{REF} = 0.75 \text{ V}$
- Input rise and fall time: 0.5 ns (10% to 90%)
- Output load: See figure
- Parameters are tested with RQ = 250 Ω and V_{DDQ} = 1.5 V



HITACHI

AC Characteristics (Ta = 0 to 70°C, $V_{DD} = 2.5 \text{ V} \pm 5\%$ and 3.3 V $\pm 5\%$)

Single Differential Clock Register-Register Mode (M1 = V_{SS} , M2 = V_{DD})

L	18	1C	1	\sim	2	c	25	c	^
г	٦IV	/10	2	u	J	עס	20	ס	н


		-30		-33		-40			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CK clock cycle time	t _{KHKH}	3.0	_	3.3	_	4.0	_	ns	
CK clock high width	t _{KHKL}	1.2	_	1.3	_	1.5	_	ns	
CK clock low width	t _{KLKH}	1.2	_	1.3	_	1.5	_	ns	
Address setup time	t _{AVKH}	0.5	_	0.5	_	0.5	_	ns	2
Data setup time	t _{DVKH}	0.5	_	0.5	_	0.5	_	ns	2
Address hold time	t _{KHAX}	0.5	_	0.5	_	0.5	_	ns	2
Data hold time	t _{KHDX}	0.5	_	0.5	_	0.5	_	ns	2
Clock high to output valid	t _{KHQV}	_	1.7	_	1.7	_	2.0	ns	1
Clock high to output hold	t _{KHQX}	0.5	_	0.5	_	0.5	_	ns	1, 2
Clock high to output Low-Z (SS control)	t _{KHQX2}	0.5		0.5	·	0.5		ns	1, 5
Clock high to output High-Z	t _{KHQZ}	_	2.0	_	2.0	_	2.0	ns	1, 3
Output enable low to output Low-Z	t _{GLQX}	0.5	_	0.5	_	0.5	_	ns	1, 2, 5
Output enable low to output valid	t _{GLQV}	_	1.7	_	1.7	_	2.0	ns	1, 3
Output enable low to output High-Z	t _{GHQZ}	_	1.5	_	1.5	_	1.5	ns	1, 3
Sleep mode recovery time	t _{zzr}	10.0	_	10.0	_	10.0	_	ns	6
Sleep mode enable time	t _{zze}	_	9.0	_	9.0	_	9.0	ns	1, 3, 6

Notes: 1. See AC Test Loading figure.


- 2. Parameter is guaranteed by design.
- 3. Transitions are measured at start point of output high impedance from output low impedance.
- 4. Output driver impedance update specifications for \overline{G} induced updates. Write and deselected cycles will also induce output driver updates during High-Z.
- 5. Transitions are measured ± 50 mV from steady state voltage.
- 6. When ZZ is switching, clock input K must be at same logic levels for reliable operation.

Timing Waveforms


Read Cycle-1




Read Cycle-2 (SS Controlled)




Read Cycle-3 (G Controlled)




Write Cycle



Read-Write Cycle



ZZ Control



Boundary Scan Test Access Port Operations

In order to perform the interconnect testing of the modules that include this SRAM, the serial boundary scan test access port (TAP) is designed to operate in a manner consistent with IEEE Standard 1149.1 - 1990. But does not implement all of the functions required for 1149.1 compliance The HM62G series contains a TAP controller. Instruction register, Boundary scans register, Bypass register and ID register.

Test Access Port Pins

Symbol I/O	Name
TCK	Test clock
TMS	Test mode select
TDI	Test data in
TDO	Test data out

Note: This Device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1.

To disable the TAP, TCK must be connected to $V_{\mbox{\scriptsize SS}}.$ TDO should be left unconnected.

To test Boundary scan, ZZ pin need to be kept below $V_{\text{REF}} - 0.4 \text{ V}$.

TAP DC Operating Conditions (Ta = 0 to 70° C)

Parameter	Symbol	Min	Max	Unit	Notes
Boundary scan input high voltage	V _{IH}	2.0	3.6	V	
Boundary scan input low voltage	V _{IL}	-0.3	0.8	V	
Boundary scan input leakage current	I _U	-2	2	μΑ	1
Boundary scan output low voltage	V _{OL}	_	0.4	V	2
Boundary scan output high voltage	V _{OH}	2.4		V	3

Notes: 1. $0 \le Vin \le V_{DD}$ for all logic input pin.

2. $I_{OL} = 8 \text{ mA at } V_{DD} = 3.3 \text{ V}.$

3. $I_{OH} = -8 \text{ mA at } V_{DD} = 3.3 \text{ V}.$

TAP AC Characteristics (Ta = 0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Note
Test clock cycle time	t _{THTH}	67	_	ns	
Test clock high pulse width	t _{THTL}	30	_	ns	_
Test clock low pulse width	t _{TLTH}	30	_	ns	
Test mode select setup	t _{MVTH}	10	<u> </u>	ns	
Test mode select hold	t_{THMX}	10	_	ns	
Capture setup	t _{cs}	10	_	ns	1
Capture hold	t _{CH}	10	_	ns	1
TDI valid to TCK high	t_{DVTH}	10	_	ns	
TCK high to TDI don't care	t _{THDX}	10	_	ns	
TCK low to TDO unknown	t _{TLQX}	0	<u> </u>	ns	
TCK low to TDO valid	t_{TLQV}	_	20	ns	

Note: 1. $t_{CS} + t_{CH}$ defines the minimum pause in RAM I/O pad transitions to assure pad data capture.

TAP Test Conditions $(V_{DD} = 3.3 \text{ V})$


• Tempreture: $0^{\circ}C \le Ta \le 70^{\circ}C$

• Input timing measurement reference level: 1.5 V

• Input pulse levels: 0 to 3.0 V


Input rise and fall time: 2.0 ns typical (10% to 90%)
 Output timing measurement reference level: 1.5 V
 Test load termination supply voltage (V_T): 1.5 V

• Output Load: See figures



HITACHI

TAP Controller Timing Diagram



Test Access Port Registers

Register name	Length	Symbol	Note	
Instruction register	3 bits	IR [0;2]		
Bypass register	1 bit	BP		
ID register	32 bits	ID [0;31]	"	
Boundary scan register	70 bits	BS [1;70]		

TAP Controller Instruction Set

IR2	IR1	IR0	Instruction	Operation
0	0	0	SAMPLE-Z	Tristate all data drivers and capture the pad value
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	Tristate all data drivers and capture the pad value
0	1	1	BYPASS	
1	0	0	SAMPLE	
1	0	1	BYPASS	
1	1	0	BYPASS	
1	1	1	BYPASS	

Note: This Device does not perform EXTEST, INTEST or the preload portion of the PRELOAD command in IEEE 1149.1.

Boundary Scan Order

1 5R M2 36 3B SA 2 4P SA 37 2B NC 3 4T SA 38 3A SA 4 6R SA 39 3C SA 5 5T SA 40 2C SA 6 7T ZZ 41 2A SA 7 6P DQa 42 2D DQc 8 7P DQa 43 1D DQc 9 6N DQa 43 1D DQc 10 7N DQa 45 1E DQc 10 7N DQa 45 1E DQc 11 6M DQa 46 2F DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49	Bit No.	Bump ID	Signal name	Bit No.	Bump ID	Signal name
3 4T SA 38 3A SA 4 6R SA 39 3C SA 5 5T SA 40 2C SA 6 7T ZZ 41 2A SA 7 6P DQa 42 2D DQc 8 7P DQa 43 1D DQc 9 6N DQa 43 1D DQc 10 7N DQa 45 1E DQc 11 6M DQa 45 1E DQc 11 6M DQa 46 2F DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51	1	5R	M2	36	3B	SA
4 6R SA 39 3C SA 5 5T SA 40 2C SA 6 7T ZZ 41 2A SA 7 6P DQa 42 2D DQc 8 7P DQa 43 1D DQc 9 6N DQa 44 2E DQc 10 7N DQa 45 1E DQc 11 6M DQa 46 2F DQc 11 6M DQa 46 2F DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K	2	4P	SA	37	2B	NC
5 5T SA 40 2C SA 6 7T ZZ 41 2A SA 7 6P DQa 42 2D DQc 8 7P DQa 43 1D DQc 9 6N DQa 44 2E DQc 10 7N DQa 45 1E DQc 11 6M DQa 46 2F DQc 11 6M DQa 46 2F DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K <	3	4T	SA	38	3A	SA
6 7T ZZ 41 2A SA 7 6P DQa 42 2D DQc 8 7P DQa 43 1D DQc 9 6N DQa 44 2E DQc 10 7N DQa 45 1E DQc 11 6M DQa 46 2F DQc 11 6M DQa 46 2F DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L \$\overline{WEa} 51 3G \$\overline{WEC} 17 4L \$\overline{K} 52 4D ZQ 18 4K K \$\overline{K} 52 4D XQ	4	6R	SA	39	3C	SA
7 6P DQa 42 2D DQc 8 7P DQa 43 1D DQc 9 6N DQa 44 2E DQc 10 7N DQa 45 1E DQc 11 6M DQa 46 2F DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 49 2H DQc 16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 21 7H DQb <t< td=""><td>5</td><td>5T</td><td>SA</td><td>40</td><td>2C</td><td>SA</td></t<>	5	5T	SA	40	2C	SA
8 7P DQa 43 1D DQc 9 6N DQa 44 2E DQc 10 7N DQa 45 1E DQc 11 6M DQa 46 2F DQc 11 6M DQa 47 2G DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 21 7H DQb <	6	7T	ZZ	41	2A	SA
9 6N DQa 44 2E DQc 10 7N DQa 45 1E DQc 11 6M DQa 46 2F DQc 11 6M DQa 46 2F DQc 11 6L DQa 47 2G DQc 113 7L DQa 48 1G DQc 114 6K DQa 49 2H DQc 115 7K DQa 50 1H DQc 116 5L SWEa 51 3G SWEc 117 4L K 52 4D ZQ 118 4K K 53 4E SS 119 4F G 54 4G NC 120 5G SWEb 55 4H NC 121 7H DQb 56 4M SWE 122 6H DQb 59 2K DQd 124 6G DQb 59 2K DQd 125 6F DQb 61 2L DQd 126 7E DQb 63 1N DQd 137 6C SA 66 2P DQd 138 7A SA 68 2R SA 130 SA	7	6P	DQa	42	2D	DQc
10 7N DQa 45 1E DQc 11 6M DQa 46 2F DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb	8	7P	DQa	43	1D	DQc
11 6M DQa 46 2F DQc 12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWED 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb	9	6N	DQa	44	2E	DQc
12 6L DQa 47 2G DQc 13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb	10	7N	DQa	45	1E	DQc
13 7L DQa 48 1G DQc 14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb	11	6M	DQa	46	2F	DQc
14 6K DQa 49 2H DQc 15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 20 5G SWEb 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 28 7D DQb	12	6L	DQa	47	2G	DQc
15 7K DQa 50 1H DQc 16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 63 1N DQd 28 7D DQb 63 1N DQd 29 6D DQb	13	7L	DQa	48	1G	DQc
16 5L SWEa 51 3G SWEc 17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 63 1N DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA	14	6K	DQa	49	2H	DQc
17 4L K 52 4D ZQ 18 4K K 53 4E SS 19 4F G 54 4G NC 20 5G SWEb 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA <t< td=""><td>15</td><td>7K</td><td>DQa</td><td>50</td><td>1H</td><td>DQc</td></t<>	15	7K	DQa	50	1H	DQc
18 4K K 53 4E \$\overline{S}\$\$ 19 4F \$\overline{G}\$ 54 4G NC 20 5G \$\overline{SWED}\$ 55 4H NC 21 7H DQb 56 4M \$\overline{SWE}\$ 22 6H DQb 57 3L \$\overline{SWEd}\$ 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd	16	5L	SWEa	51	3G	SWEc
19 4F G 54 4G NC 20 5G \$\overline{\text{SWEb}}\$ 55 4H NC 21 7H DQb 56 4M \$\overline{\text{SWEd}}\$ 22 6H DQb 57 3L \$\overline{\text{SWEd}}\$ 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B	17	4L	K	52	4D	ZQ
20 5G SWEb 55 4H NC 21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA	18	4K	K	53	4E	SS
21 7H DQb 56 4M SWE 22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	19	4F	G	54	4G	NC
22 6H DQb 57 3L SWEd 23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	20	5G	SWEb	55	4H	NC
23 7G DQb 58 1K DQd 24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	21	7H	DQb	56	4M	SWE
24 6G DQb 59 2K DQd 25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	22	6H	DQb	57	3L	SWEd
25 6F DQb 60 1L DQd 26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	23	7G	DQb	58	1K	DQd
26 7E DQb 61 2L DQd 27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	24	6G	DQb	59	2K	DQd
27 6E DQb 62 2M DQd 28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	25	6F	DQb	60	1L	DQd
28 7D DQb 63 1N DQd 29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	26	7E	DQb	61	2L	DQd
29 6D DQb 64 2N DQd 30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	27	6E	DQb	62	2M	DQd
30 6A SA 65 1P DQd 31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	28	7D	DQb	63	1N	DQd
31 6C SA 66 2P DQd 32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	29	6D	DQb	64	2N	DQd
32 5C SA 67 3T SA 33 5A SA 68 2R SA 34 6B SA 69 4N SA	30	6A	SA	65	1P	DQd
33 5A SA 68 2R SA 34 6B SA 69 4N SA	31	6C	SA	66	2P	DQd
34 6B SA 69 4N SA	32	5C	SA	67	ЗТ	SA
	33	5A	SA	68	2R	SA
35 5B SA 70 3R M1	34	6B	SA	69	4N	SA
	35	5B	SA	70	3R	M1


Notes: 1. Bit#1 is the first scan bit to exit the chip.

- 2. The NC pads listed in this table are indeed no connects, but are represented in the boundary scan register by a "Place Holder". Placeholder registers are internally connected to $V_{\rm ss}$.
- 3. In Boundary scan mode, differential input K and \overline{K} are referenced to each other and must be at opposite logic levels for reliable operation.
- 4. ZZ must remain at V_{ii} during boundary scan.
- 5. In boundary scan mode, ZQ must be driven to V_{DDQ} or V_{SS} supply rail to ensure consistent results.
 - 6. M1 and M2 must be driven to $V_{\tiny DD}$ or $V_{\tiny SS}$ supply rail to ensure consistent results.

ID register

Part	Revision Number (31:28)	Device Density and Configuration (27:18)		Vendor JEDEC Code (11:1)	Smart Bit (0)
HM62G36256A	0010	0011000100	xxxxxx	0000000111	1

TAP Controller State Diagram




Note: The value adjacent to each state transition in this figure represents the signal present at TMS at the time of a rising edge at TCK.

No matter what the original state of the controller, it will enter Test-Logic-Reset when TMS is held high for at least five rising edges of TCK.

Package Dimensions

HM62G36256ABP Series (BP-119C)



HITACHI

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

IITACHI

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

NorthAmerica http://semiconductor.hitachi.com/ Europe Asia http://www.hitachi-eu.com/hel/ecg http://sicapac.hitachi-asia.com http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose.CA 95134

Hitachi Europe Ltd. Electronic Components Group Whitebrook Park Lower Cookham Road Tel: <1> (408) 433-1990 Maidenhead Tel: <65>-538-6533/538-8577 Fax: <1> (408) 433-0223 Berkshire SL6 8YA, United Kingdom Fax: <65>-538-6933/538-3877

Tel: <44> (1628) 585000 Fax: <44> (1628) 585200 Hitachi Furone GmbH

Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318

URL: http://www.hitachi.com.sg Hitachi Asia I td

(Taipei Branch Office) 4/F. No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan

Tel: <886>-(2)-2718-3666 Fax: <886>-(2)-2718-8180 Telex: 23222 HAS-TP URL: http://www.hitachi.com.tw Group III (Electronic Components) 7/F., North Tower World Finance Centre Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: <852>-(2)-735-9218

Hitachi Asia (Hong Kong) Ltd.

Fax: <852>-(2)-730-0281 URL: http://semiconductor.hitachi.com.hk

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan. Colophon 4.0